A burst-mode word-serial address-event link-I: transmitter design

We present a transmitter for a scalable multiple-access inter-chip link that communicates binary activity between two-dimensional arrays fabricated in deep submicrometer CMOS. Transmission is initiated by active cells but cells are not read individually. An entire row is read in parallel; this increases communication capacity with integration density. Access is random but not inequitable. A row is not reread until all those waiting are serviced; this increases parallelism as more of its cells become active in the mean time. Row and column addresses identify active cells but they are not transmitted simultaneously. The row address is followed sequentially by a column address for each active cell; this cuts pad count in half without sacrificing capacity. We synthesized an asynchronous implementation by performing a series of program decompositions, starting from a high-level description. Links using this design have been implemented successfully in three generations of submicrometer CMOS technology.

[1]  E. Culurciello,et al.  Arbitrated address event representation digital image sensor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[2]  L. McIlrath.  A low-power low-noise ultrawide-dynamic-range CMOS imager with pixel-parallel A/D conversion , 2001, IEEE J. Solid State Circuits.

[3]  Jörg Kramer,et al.  An on/off transient imager with event-driven, asynchronous read-out , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  Kwabena Boahen,et al.  Communicating neuronal ensembles between neuromorphic chips , 1998 .

[5]  Woodward Yang,et al.  A wide-dynamic-range, low-power photosensor array , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[6]  Carver A. Mead,et al.  Scanners for visualizing activity of analog VLSI circuitry , 1991 .

[7]  Alain J. Martin.  Programming in VLSI: from communicating processes to delay-insensitive circuits , 1991 .

[8]  John Wawrzynek,et al.  A multi-sender asynchronous extension to the AER protocol , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[9]  Kwabena Boahen.  A burst-mode word-serial address-event link-II: receiver design , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Kwabena Boahen,et al.  The Retinomorphic Approach: Pixel-Parallel Adaptive Amplification, Filtering, and Quantization , 1997 .

[11]  Alan F. Murray,et al.  Analogue Neural Vlsi: A Pulse Stream Approach , 1994 .

[12]  Christof Koch,et al.  Multi-chip neuromorphic motion processing , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[13]  Kwabena Boahen.  Retinomorphic Vision Systems 11: Communication Channel Design , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[14]  David E. Schimmel,et al.  A VLSI architecture for modeling intersegmental coordination , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[15]  Eric A. Vittoz,et al.  A communication scheme for analog VLSI perceptive systems , 1995 .

[16]  B. Fowler,et al.  A CMOS area image sensor with pixel-level A/D conversion , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[17]  Mischa Schwartz,et al.  Telecommunication networks: protocols, modeling and analysis , 1986 .

[18]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[19]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[20]  John Wawrzynek,et al.  Silicon Auditory Processors as Computer Peripherals , 1992, NIPS.

[21]  T.S. Lande,et al.  A VLSI communication architecture for stochastically pulse-encoded analog signals , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[22]  Kwabena Boahen.  A burst-mode word-serial address-event link-III: analysis and test results , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Kwabena Boahen,et al.  Point-to-point connectivity between neuromorphic chips using address events , 2000 .

[24]  Massimo A. Sivilotti,et al.  Wiring considerations in analog VLSI systems, with application to field-programmable networks , 1992 .

[25]  Rodney J. Douglas,et al.  A pulse-coded communications infrastructure for neuromorphic systems , 1999 .

[26]  Misha A. Mahowald,et al.  An Analog VLSI System for Stereoscopic Vision , 1994 .

[27]  Kwabena Boahen,et al.  A throughput-on-demand address-event transmitter for neuromorphic chips , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[28]  John G. Elias,et al.  Artificial Dendritic Trees , 1993, Neural Computation.