A new VRM topology for next generation microprocessors

Modern computing devices, featuring extremely fast load current transients, impose severe issues to the design of voltage regulation modules (VRM) interfacing the microprocessor power bus with the main board power supply. Using conventional design techniques bulk and expensive high quality output filter capacitors are required to cope with load current slew rates higher than 10 A//spl mu/s. This paper proposes an alternative approach to improve the performance of voltage regulation modules, without requiring impractical output filter capacitors. The proposed approach is based on introducing a very low inductance current path on a voltage regulation module based on a multiphase converter.

[1]  Milan M. Jovanovic,et al.  Design considerations for low-voltage on-board DC/DC modules for next generations of data processing circuits , 1995, Proceedings of 1995 International Conference on Power Electronics and Drive Systems. PEDS 95.

[2]  R. Redl,et al.  Optimizing the load transient response of the buck converter , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[3]  Peng Xu,et al.  Investigation of candidate VRM topologies for future microprocessors , 2000 .

[4]  D. Maksimović,et al.  DC-DC converter with fast transient response and high efficiency for low-voltage microprocessor loads , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.