High-resolution short time interval measurement system implemented in a single FPGA chip

This study proposes a high-resolution short time interval measurement system based on the Vernier delay line (VDL) method. It should be noted that the programmable delay elements (PDEs) in the Xilinx field programmable gate arrays (FPGAs) provide a novel realization of delay lines. The delay lines can provide an accurate delay difference of 50 ps, which is process, voltage and temperature (PVT) invariant. An excellent consistency for the delay lines can be achieved by adjusting the timing and layout to minimize the measurement errors. The resolution achieved was 58 ps. Experimental results indicate a measurement standard deviation of 36 ps, a differential nonlinearity (DNL) of 36 ps and integral nonlinearity (INL) of 14 ps. The system features high accuracy, easy implementation and low cost.

[1]  J.W. Haslett,et al.  A Fine Resolution TDC Architecture for Next Generation PET Imaging , 2007, IEEE Transactions on Nuclear Science.

[2]  J. Kalisz,et al.  Error analysis and design of the Nutt time-interval digitiser with picosecond resolution , 1987 .

[3]  Ryszard Szplet,et al.  Nonlinearity correction of the integrated time-to-digital converter with direct coding , 1996 .

[4]  Donald G. Mitchell,et al.  A CMOS time-of-flight system-on-a-chip for spacecraft instruments , 2002 .

[5]  R. Szplet,et al.  An FPGA-Integrated Time-to-Digital Converter Based on Two-Stage Pulse Shrinking , 2010, IEEE Transactions on Instrumentation and Measurement.

[6]  Jochen Rivoir.  Fully-Digital Time-To-Digital Converter for ATE with Autonomous Calibration , 2006, 2006 IEEE International Test Conference.

[7]  Mounir Boukadoum,et al.  A novel time-to-digital converter with 150 ps time resolution and 2.5 ns pulse-pair resolution , 2002, The 14th International Conference on Microelectronics,.

[8]  K. Karadamoglou,et al.  An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments , 2004, IEEE Journal of Solid-State Circuits.

[9]  Gordon Russell,et al.  Built-in time measurement circuits - a comparative design study , 2007, IET Comput. Digit. Tech..

[10]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[11]  R. Pełka,et al.  Single-chip interpolating time counter with 200-ps resolution and 43-s range , 1996 .

[12]  J. Kostamovaara,et al.  A low-power CMOS time-to-digital converter , 1995 .

[13]  Poki Chen,et al.  A CMOS pulse-shrinking delay element for time interval measurement , 2000 .

[14]  Louis Arpin,et al.  A Sub-Nanosecond Time Interval Detection System Using FPGA Embedded I/O Resources , 2010, IEEE Transactions on Nuclear Science.

[15]  J. M. Rochelle,et al.  A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications , 2004, IEEE Journal of Solid-State Circuits.

[16]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Timo Rahkonen,et al.  A nonlinearity-corrected CMOS time digitizer IC with 20 ps single-shot precision , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[18]  M. Mota,et al.  A high-resolution time interpolator based on a delay locked loop and an RC delay line , 1999, IEEE J. Solid State Circuits.

[19]  He Zhanxiang,et al.  A time interval measurement system based on FPGA used for frequency calibration , 2010, 2010 IEEE Instrumentation & Measurement Technology Conference Proceedings.

[20]  B. Leskovar,et al.  Optical timing receiver for the NASA Spaceborne Ranging System. Part II: high precision event-timing digitizer , 2011 .

[21]  W. R. Scott,et al.  Error corrections for an automated time-domain network analyzer , 1986, IEEE Transactions on Instrumentation and Measurement.

[22]  A. Mantyniemi,et al.  An integrated 9-channel time digitizer with 30 ps resolution , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[23]  Juha Kostamovaara,et al.  A BiCMOS time-to-digital converter with 30 ps resolution , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).