A low-power parametric integrator for wideband switched-capacitor ΣΔ modulators

This paper proposes a new low-power MOS parametric integrator (MPI) for the design of wideband discrete time sigma-delta (ΣΔ) modulators. The MPI is implemented with MOS capacitors, which provide the required gain by switching from inversion in the sampling phase into depletion in the amplification phase. Analysis along with simulation results illustrate that MPI consumes very low power dissipation compared to the conventional active integrators with some negligible performance changes. To verify this, the MPI is used in two wideband ΣΔ modulators, one with 8-bit resolution and the other with 13-bit resolution with input bandwidth and sampling frequency of 12.5 and 200 MHz, respectively. The first one is a second order single stage ΣΔ modulator and the second one is a MASH 2-2 modulator, both implemented in 0.18-μm CMOS technology. Simulation results indicate that these modulators save a significant amount of power consumption when their second integrator is replaced by MPI.

[1]  Yannis Tsividis,et al.  Discrete-time parametric amplification based on a three-terminal MOS varactor: analysis and experimental results , 2003 .

[2]  A. Yukawa,et al.  A CMOS 8-Bit High-Speed A/D Converter IC , 1984, IEEE Journal of Solid-State Circuits.

[3]  B. Murmann.  Thermal Noise in Track-and-Hold Circuits: Analysis and Simulation Techniques , 2012, IEEE Solid-State Circuits Magazine.

[4]  Kye-Shin Lee.  Mixed CT/DT Cascaded Sigma-Delta Modulator , 2009 .

[5]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  Ramin Zanbaghi,et al.  A novel low power hybrid loop filter for continuous-time sigma-delta modulators , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[7]  D. S. Shylu,et al.  Noiseless MOS parametric amplification in pipeline ADC , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[8]  Heemin Y. Yang.  A time-based energy-efficient analog-to-digital converter , 2005, IEEE Journal of Solid-State Circuits.

[9]  Toru Sai,et al.  Design of a 1-V operational passive sigma-delta modulator , 2009, 2009 European Conference on Circuit Theory and Design.

[10]  Behzad Razavi,et al.  Modeling Op Amp Nonlinearity in Switched-Capacitor Sigma-Delta Modulators , 2006, IEEE Custom Integrated Circuits Conference 2006.

[11]  Edinei Santin,et al.  An 8-bit 120-MS/s Interleaved CMOS Pipeline ADC Based on MOS Parametric Amplification , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Maurits Ortmanns,et al.  Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .

[13]  Hae-Seung Lee,et al.  Comparator-Based Switched-Capacitor Circuits for Scaled CMOS Technologies , 2006, IEEE Journal of Solid-State Circuits.

[14]  Robert G. Meyer,et al.  Distortion in variable-capacitance diodes , 1975 .

[15]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[16]  Shouri Chatterjee,et al.  Distortion Analysis of a Three-Terminal MOS-Based Discrete-Time Parametric Amplifier , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[18]  Shouli Yan,et al.  A 2.7mW 2MHz Continuous-Time ΣΔ Modulator with a Hybrid Active-Passive Loop Filter , 2006, IEEE Custom Integrated Circuits Conference 2006.

[19]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[20]  Pedro M. Figueiredo,et al.  The MOS capacitor amplifier , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Rakesh Kumar,et al.  A digitally assisted baseband filter with 9MHz bandwidth and 0.3 dB IQ mismatch for a WLAN receiver chain , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[22]  Bertan Bakkaloglu,et al.  Design and analysis of a CMOS passive Σ∆ ADC for low power RF transceivers , 2009 .

[23]  R. Collin.  Foundations for microwave engineering , 1966 .

[24]  Rui Paulo Martins,et al.  Hybrid loopfilter sigma-delta modulator with NTF zero compensation , 2011, 2011 International SoC Design Conference.

[25]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[26]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[27]  Shouli Yan,et al.  A 2.7-mW 2-MHz Continuous-Time $\Sigma \Delta$ Modulator With a Hybrid Active–Passive Loop Filter , 2008, IEEE Journal of Solid-State Circuits.

[28]  KiYoung Nam,et al.  A low-voltage low-power sigma-delta modulator for broadband analog-to-digital conversion , 2005, IEEE Journal of Solid-State Circuits.

[29]  Gabor C. Temes,et al.  Design-oriented estimation of thermal noise in switched-capacitor circuits , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[30]  A. Dezzani,et al.  A 1.2-V dual-mode WCDMA/GPRS /spl Sigma//spl Delta/ modulator , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..