Design of a high parallelism high throughput HSPA+ Turbo decoder

Research in high throughput, high performance Turbo coding systems has an important significance for the development of modern wireless communication systems. This work presents a design of a high parallelism high throughput HSPA+ Turbo decoder in which a novel anti-contention structure named TMFDB is adopted to solve the memory contention problem more efficiently. The circuit is synthesized by Synopsys DC with TSMC LP 65nm technology, and the result shows that it can work in a maximum frequency of 465MHz, which means an throughput up to 792Mbps when the number of iteration is set to 5.5, and meet HSPA+'s throughput demands of 672Mbps.

[1]  Johan Eilert,et al.  Memory Conflict Analysis and Implementation of a Re-configurable Interleaver Architecture Supporting Unified Parallel Turbo Decoding , 2010, J. Signal Process. Syst..

[2]  Xin-Yu Shih,et al.  A Highly-Efficient Multi-Band Multi-Mode All-Digital Quadrature Transmitter , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Francky Catthoor,et al.  Memory optimization of MAP turbo decoder algorithms , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[4]  A. Burg,et al.  Design and Optimization of an HSDPA Turbo Decoder ASIC , 2009, IEEE Journal of Solid-State Circuits.