Feasibility of IDDQ Tests for Shorts in Deep Submicron ICs
暂无分享,去创建一个
[1] Insoo Kim,et al. BIST structure based on new Random Access Scan architecture for Low Power Scan Test , 2009 .
[2] Chauchin Su,et al. Is IDDQ testing not applicable for deep submicron VLSI in year 2011? , 2000, Proceedings of the Ninth Asian Test Symposium.
[3] Young-Woo Kim,et al. Design of Clockless 32-bit Processor Core Using a Top-Down Based Asynchronous Circuit Design Flow , 2009 .
[4] R. Keith Treece,et al. Increased CMOS IC stuck-at fault coverage with reduced I/sub DDQ/ test sets , 1990, Proceedings. International Test Conference 1990.
[5] Masaki Hashizume,et al. Fault detection of combinational circuits based on supply current , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.