Analytical analysis of nanoscale multiple gate MOSFETs including effects of hot-carrier induced interface charges

As the channel length rapidly shrinks down to the nanoscale regime, the multiple gate MOSFETs structures have been considered as potential candidates for a CMOS device scaling due to its good short-channel-effects (SCEs) immunity. Therefore, in this work we investigate the scaling capability of Double Gate (DG) and Gate All Around (GAA) MOSFETs using an analytical analysis of the two dimensional Poisson equation in which the hot-carrier induced interface charge effects have been considered. Basing on this analysis, we have found that the degradation becomes more important when the channel length gets shorter, and the minimum surface potential position is affected by the hot-carrier induced localized interface charge density. Using this analysis, we have studied the scaling limits of DG and GAA MOSFETs and compared their performances including the hot-carrier effects. Our obtained results showed that the analytical analysis is in close agreement with the 2-D numerical simulation over a wide range of devices parameters. The proposed analytical approach may provide a theoretical basis and physical insights for multiple gate MOSFETs design including the hot-carrier degradation effects.

[1]  M. L. Hafiane,et al.  Numerical analysis of Double Gate and Gate All Around MOSFETs with bulk trap states , 2008 .

[2]  A. Singh.  An analytical study of hot-carrier degradation effects in sub-micron MOS devices , 2008 .

[3]  Qiang Chen,et al.  A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs , 2002 .

[4]  K. K. Young.  Analysis of conduction in fully depleted SOI MOSFETs , 1989 .

[5]  Ming Tang,et al.  An analytical threshold voltage model of NMOSFETs with hot-carrier induced interface charge effect , 2005, 2004 IEEE International Conference on Semiconductor Electronics.

[6]  Steve S. Chung,et al.  A new method for characterizing the spatial distributions of interface states and oxide-trapped charges in LDD n-MOSFETs , 1996 .

[7]  Suk Joo Bae,et al.  Statistical Models for Hot Electron Degradation in Nano-Scaled MOSFET Devices , 2007, IEEE Transactions on Reliability.

[8]  Christophe Lallement,et al.  Explicit compact model for symmetric double-gate MOSFETs including solutions for small-geometry effects , 2008 .

[9]  M. Chahdi,et al.  An approach based on neural computation to simulate the nanoscale CMOS circuits: Application to the simulation of CMOS inverter , 2007 .

[10]  Chong-Gun Yu,et al.  Increased hot carrier effects in Gate-All-Around SOI nMOSFET's , 2003, Microelectron. Reliab..

[11]  Fayçal Djeffal,et al.  Design and simulation of a nanoelectronic DG MOSFET current source using artificial neural networks , 2007 .

[12]  Byung-Gook Park,et al.  Design optimization of gate-all-around (GAA) MOSFETs , 2006 .

[13]  S. Datta,et al.  nanoMOS 2.5: A two-dimensional simulator for quantum transport in double-gate MOSFETs , 2003 .