Leakage current mechanisms in top-gate nanocrystalline silicon thin film transistors

The leakage current in the top-gate nanocrystalline silicon (nc-Si:H) thin film transistors was examined at various temperatures in an attempt to deduce the underlying off-state conduction mechanisms. Under high gate bias, the leakage current can be attributed to the thermal emission of trapped carriers at the midgap grain boundary states at low drain bias, while the behavior is reminiscent of the Poole–Frenkel emission in the drain depletion region at high drain bias. In contrast, Ohmic conduction through the bulk nc-Si:H channel layer seems to be the dominant mechanism of the leakage current under low gate bias.

[1]  G. Kamarinos,et al.  Study of the Drain Leakage Current in Bottom-Gated Nanocrystalline Silicon Thin-Film Transistors by Conduction and Low-Frequency Noise Measurements , 2007, IEEE Transactions on Electron Devices.

[2]  K. Olasupo,et al.  Leakage current mechanism in sub-micron polysilicon thin-film transistors , 1996 .

[3]  D. Ast,et al.  Development and electrical properties of undoped polycrystalline silicon thin film transistors for guest-host LCDs , 1988, Conference Record of the 1988 International Display Research Conference.

[4]  K. Tanaka,et al.  Characteristics of offset-structure polycrystalline-silicon thin-film transistors , 1988, IEEE Electron Device Letters.

[5]  Michael S. Shur,et al.  Analytical models for amorphous‐silicon and polysilicon thin‐film transistors for high‐definition‐display technology , 1995 .

[6]  Sigurd Wagner,et al.  Electronic skin: architecture and components , 2004 .

[7]  John Batey,et al.  Low‐temperature deposition of high‐quality silicon dioxide by plasma‐enhanced chemical vapor deposition , 1986 .

[8]  D. Antoniadis,et al.  Leakage current mechanisms in Hydrogen-passivated fine-grain polycrystalline Silicon on insulator MOSFET's , 1986, IEEE Transactions on Electron Devices.

[9]  S. Usui,et al.  XeCl Excimer laser annealing used in the fabrication of poly-Si TFT's , 1986, IEEE Electron Device Letters.

[10]  Arokia Nathan,et al.  High-mobility nanocrystalline silicon thin-film transistors fabricated by plasma-enhanced chemical vapor deposition , 2005 .

[11]  D. McCulloch,et al.  Novel fingerprint scanning arrays using polysilicon TFT's on glass and polymer substrates , 1997, IEEE Electron Device Letters.

[12]  Krishna C. Saraswat,et al.  A strategy for modeling of variations due to grain size in polycrystalline thin-film transistors , 2000 .

[13]  Y. Kurokawa,et al.  A CPU on a glass substrate using CG-silicon TFTs , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[14]  Shyue-Shyh Lin,et al.  Performance and off-state current mechanisms of low-temperature processed polysilicon thin-film transistors with liquid phase deposited SiO/sub 2/ gate insulator , 1994 .