A 65nm NOR flash technology with 0.042/spl mu/m/sup 2/ cell size for high performance multilevel application

A 65nm NOR flash technology, featuring a true 10lambda2 , 0.042mum2 cell, is presented for the first time for 1bit/cell and 2bit/cell products. Advanced 193nm lithography, floating gate self aligned STI, cobalt salicide and three levels of copper metallization allow the integration with a high density and high performance 1.8V CMOS

[1]  A. Fazio.  A high density high performance 180 nm generation Etox/sup TM/ flash memory technology , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[2]  Kinam Kim,et al.  A 70nm NOR flash technology with 0.049 /spl mu/m/sup 2/ cell size , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..