VDMOSFET HEF degradation modelling considering turn-around phenomenon

Abstract Gate oxide failure of power VDMOSFET has been researched for a long time. For BTI parameter degradation, some models are proposed. However, the degradation modelling of HEF still have challenges, one of which is the turn-around phenomenon. Due to the existence of the turn-around point, the threshold voltage degradation model under HEF cannot be described using classical models. Aiming at this problem, the experimental study and the argument are proposed in this paper. First, the theoretical model assumption is discussed based on the degradation mechanism. Second, the HEF stress experiments are carried out to acquire experimental data. Then the model fitting is processed. A three-phase model is proposed to describe threshold voltage degradation under HEF stress.

[1]  Andreas Martin,et al.  Degradation and recovery of variability due to BTI , 2016, Microelectron. Reliab..

[2]  G. S. Ristic.  Defect Behaviors During High Electric Field Stress of p-Channel Power MOSFETs , 2012, IEEE Transactions on Device and Materials Reliability.

[3]  M. Alwan,et al.  Bias temperature instability from gate charge characteristics investigations in N-Channel Power MOSFET , 2007, Microelectron. J..

[4]  Ivica Manic,et al.  Effects of electrical stressing in power VDMOSFETs , 2005, Microelectron. Reliab..

[5]  M. Alwan,et al.  Gate charge behaviors in N-channel power VDMOSFETs during HEF and PBT stresses , 2007, Microelectron. Reliab..

[6]  Sankalita Saha,et al.  Accelerated aging with electrical overstress and prognostics for power MOSFETs , 2011, IEEE 2011 EnergyTech.

[7]  Ivica Manic,et al.  Effects of high electric field and elevated-temperature bias stressing on radiation response in power VDMOSFETs , 2002, Microelectron. Reliab..

[8]  Shigeo Ogawa,et al.  Interface‐trap generation at ultrathin SiO2 (4–6 nm)‐Si interfaces during negative‐bias temperature aging , 1995 .

[9]  Ivica Manic,et al.  Negative bias temperature instability mechanisms in p-channel power VDMOSFETs , 2005, Microelectron. Reliab..

[10]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[11]  George J. Vachtsevanos,et al.  Online Condition Monitoring of Power MOSFET Gate Oxide Degradation Based on Miller Platform Voltage , 2017, IEEE Transactions on Power Electronics.

[12]  S. Dimitrijev,et al.  Turn-Around of Threshold Voltage in Gate Bias Stressed p-Channel Power Vertical Double-Diffused Metal–Oxide–Semiconductor Transistors , 2008 .

[13]  S. Djoric-Veljkovic,et al.  Lifetime Estimation in NBT Stressed P-Channel Power VDMOSFETs , 2006, 2006 25th International Conference on Microelectronics.

[14]  Z. Weinberg,et al.  Hole injection and transport in SiO2 films on Si , 1975 .

[15]  Yudong Zhang,et al.  A Comprehensive Survey on Particle Swarm Optimization Algorithm and Its Applications , 2015 .

[16]  J. McPherson,et al.  Acceleration Factors for Thin Gate Oxide Stressing , 1985, 23rd International Reliability Physics Symposium.

[17]  S. Holland,et al.  Oxide breakdown dependence on thickness and hole current - enhanced reliability of ultra thin oxides , 1986, 1986 International Electron Devices Meeting.

[18]  H. L. Hughes,et al.  Annealing of total dose damage: redistribution of interface state density on [100], [110] and [111] orientation silicon , 1988 .