Evaluation of thermal-aware design techniques for microprocessors

As technology scales, temperature in modern high-performance VLSI circuits has increased dramatically. Temperature affects not only the performance but also the power, reliability, and cost of the system. In this paper, we examine two approaches to reduce the on-chip temperature: one is to reduce the power densities of hot functional units by allocating more die area (growing units), and the other one is to use three different migrating computation (MC) techniques to migrate activities among duplicated functional units. Through the use of tools for architectural power and temperature estimation, the effectiveness of these two methods are evaluated for the Alpha 21264 microprocessor

[1]  Kevin Skadron,et al.  Temperature-Aware Microarchitecture: Extended Discussion and Results , 2003 .

[2]  B. Joiner,et al.  Thermal performance of flip chip ball grid array packages , 2002, Eighteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium. Proceedings 2002 (Cat.No.02CH37311).

[3]  Krste Asanovic,et al.  Reducing power density through activity migration , 2003, ISLPED '03.

[4]  G. Shankaran,et al.  A multi level modeling approach with boundary condition import for system, sub-system or board level thermal characterization , 2002, Eighteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium. Proceedings 2002 (Cat.No.02CH37311).

[5]  Kevin Skadron,et al.  Temperature-aware microarchitecture , 2003, ISCA '03.

[6]  Sachin S. Sapatnekar,et al.  Partition-driven standard cell thermal placement , 2003, ISPD '03.

[7]  Martin D. F. Wong,et al.  A matrix synthesis approach to thermal placement , 1997, ISPD '97.

[8]  Sung-Mo Kang,et al.  Standard cell placement for even on-chip thermal distribution , 1999, ISPD '99.

[9]  Margaret Martonosi,et al.  Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[10]  Sarita V. Adve,et al.  The impact of technology scaling on lifetime reliability , 2004, International Conference on Dependable Systems and Networks, 2004.

[11]  Narayanan Vijaykrishnan,et al.  Thermal-aware floorplanning using genetic algorithms , 2005, Sixth international symposium on quality electronic design (isqed'05).

[12]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).