A simple method for configuring multi-PWM channels for multi-level converter applications based on PWM IP core

In this paper, based on the PWM Intellectual Property(IP) core, a simple method for configuring multi-PWM channels for multi-level converter applications is proposed. Each PWM channel has the same timing base and its own control registers. Employing building block method, multi-PWM channels can be easily assembled by connecting PWM IP cores with a simple logic circuit. Having these features, the multi-PWM channels are ready to realize different modulation strategies for multi-level converters. The configured PWM generator has a friendly interface to MCUs or DSPs. A design example, which is applied to a three-phase-three-level cascaded inverter, is given to demonstrate the simplicity of the proposed method. The design method can facilitate the control circuit design for multi-level converters, enhance system reliability and guarantee the synchronization of PWM signals.

[1]  Fang Zheng Peng,et al.  Multilevel converters-a new breed of power converters , 1995, IAS '95. Conference Record of the 1995 IEEE Industry Applications Conference Thirtieth IAS Annual Meeting.

[2]  Zhang Zhong-chao MULTI-PWM PULSE GENERATOR BASED FPGA , 2005 .

[3]  Joachim Holtz Pulsewidth modulation-a survey , 1992, IEEE Trans. Ind. Electron..

[4]  Fang Zheng Peng,et al.  Multilevel inverters: a survey of topologies, controls, and applications , 2002, IEEE Trans. Ind. Electron..

[5]  Derrick Holliday,et al.  Optimal Regular-Sampled PWM Inverter Control Techniques , 2007, IEEE Transactions on Industrial Electronics.