A high-speed complementary silicon bipolar technology with 12-fJ power-delay product
暂无分享,去创建一个
[1] K. Washio,et al. A 35-GHz 20- mu m/sup 2/ self-aligned PNP technology for ultra-high-speed high-density complementary bipolar ULSIs , 1992, 1992 Symposium on VLSI Technology Digest of Technical Papers.
[2] C.T. Chuang. NTL with complementary emitter-follower driver: a high-speed low-power push-pull logic circuit , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.
[3] Keith A. Jenkins,et al. The design and optimization of high-performance, double-poly self-aligned p-n-p technology , 1991 .
[4] Ching-Te Chuang,et al. High-speed low-power direct-coupled complementary push-pull ECL circuit , 1992 .
[5] D.D. Tang,et al. 50-GHz self-aligned silicon bipolar transistors with ion-implanted base profiles , 1990, IEEE Electron Device Letters.
[6] J.M.C. Stork,et al. 55 Ghz Polysilicon-Emitter Graded Sige-Base Pnp Transistors , 1991, 1991 Symposium on VLSI Technology.
[7] S. K. Wiedmann. Charge Buffered Logic (CBL) - A New Complementary Bipolar Circuit Concept , 1985, 1985 Symposium on VLSI Technology. Digest of Technical Papers.
[8] J. D. Cressler,et al. High Performance Complementary Bipolar Technology , 1993, Symposium 1993 on VLSI Technology.
[9] S.K. Wiedmann. Potential of bipolar complementary device/Circuit technology , 1987, 1987 International Electron Devices Meeting.