A delay model and speculative architecture for pipelined routers
暂无分享,去创建一个
[1] Ivan E. Sutherland,et al. Logical effort: designing for speed on the back of an envelope , 1991 .
[2] Robert Wille,et al. The chaos router chip: design and implementation of an adaptive router , 1993, VLSI.
[3] A. A. Chein,et al. A cost and speed model for k-ary n-cube wormhole routers , 1998 .
[4] William J. Dally,et al. Flit-reservation flow control , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).
[5] William J. Dally,et al. Virtual-channel flow control , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[6] William J. Dally,et al. Digital systems engineering , 1998 .
[7] Walid A. Najjar,et al. Empirical evaluation of deterministic and adaptive routing with constant-area routers , 1997, Proceedings 1997 International Conference on Parallel Architectures and Compilation Techniques.
[8] Pedro López,et al. Performance Evaluation of Adaptive Routing Algorithms for k-ary-n-cubes , 1994, PCRCW.