A delay model and speculative architecture for pipelined routers

This paper introduces a router delay model that accurately models key aspects of modern routers. The model accounts for the pipelined nature of contemporary routers, the specific flow control method employed the delay of the flow control credit path, and the sharing of crossbar ports across virtual channels. Motivated by this model, we introduce a microarchitecture for a speculative virtual-channel router that significantly reduces its router latency to that of a brown hole router. Simulations using our pipelined model give results that differ considerably from the commonly assumed 'unit-latency' model which is unreasonably optimistic. Using realistic pipeline models, we compare wormhole and virtual-channel flow control. Our results show that a speculative virtual-channel router has the same per-hop router latency as a wormhole router while improving throughput by up to 40%.

[1]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .

[2]  Robert Wille,et al.  The chaos router chip: design and implementation of an adaptive router , 1993, VLSI.

[3]  A. A. Chein,et al.  A cost and speed model for k-ary n-cube wormhole routers , 1998 .

[4]  William J. Dally,et al.  Flit-reservation flow control , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).

[5]  William J. Dally,et al.  Virtual-channel flow control , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[6]  William J. Dally,et al.  Digital systems engineering , 1998 .

[7]  Walid A. Najjar,et al.  Empirical evaluation of deterministic and adaptive routing with constant-area routers , 1997, Proceedings 1997 International Conference on Parallel Architectures and Compilation Techniques.

[8]  Pedro López,et al.  Performance Evaluation of Adaptive Routing Algorithms for k-ary-n-cubes , 1994, PCRCW.