Electrical Overstress robustness and test method for ICs

With electronics technology improvements, Electrical OverStress (EOS) failures due to Over Voltage Stress (OVS) event became the current issue instead of ElectroStatic Discharge (ESD). To better specify devices Absolute Maximum Rating (AMR), this study deepens the knowledge of robustness threshold and helps understanding failure mechanisms on ICs components besides ESD.

[1]  Vladimir Kraz,et al.  Origins of EOS in manufacturing environment and its classification , 2009, 2009 31st EOS/ESD Symposium.

[2]  M. Sawada,et al.  SCCF — System to component level correlation factor , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[3]  William J. Roesch,et al.  Field returns, a source of natural failure mechanisms , 2007, Microelectron. Reliab..

[4]  Christian Gautier,et al.  Correlation between EOS customer return failure cases and Over Voltage Stress (OVS) test method , 2009, Microelectron. Reliab..

[5]  R. Gartner,et al.  The impact of electrical overstress on the design, handling and application of integrated circuits , 2011, EOS/ESD Symposium Proceedings.