Static and dynamic on-chip test response evaluation using a two-mode comparator
暂无分享,去创建一个
[1] Edmond S. Cooley,et al. A self-test circuit for evaluating memory sense-amplifier signal , 1997, Proceedings International Test Conference 1997.
[2] Michael J. Ohletz. Realistic faults mapping scheme for the fault simulation of integrated analogue CMOS circuits , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[3] H. Schreiber. Fault dictionary based upon stimulus design , 1979 .
[4] Keith Lofstrom. Early capture for boundary scan timing measurements , 1996, Proceedings International Test Conference 1996. Test and Design Validity.