Trustworthy System-on-Chip Design Using Secure on-Chip Communication Architectures

[1]  Prabhat Mishra,et al.  A Survey of Side-Channel Attacks on Caches and Countermeasures , 2017, Journal of Hardware and Systems Security.

[2]  A. One,et al.  Smashing The Stack For Fun And Profit , 1996 .

[3]  Prabhat Mishra,et al.  Test Generation using Reinforcement Learning for Delay-based Side-Channel Analysis , 2020, 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD).

[4]  Adi Shamir,et al.  A method for obtaining digital signatures and public-key cryptosystems , 1978, CACM.

[5]  Cezar Reinbrecht,et al.  Earthquake — A NoC-based optimized differential cache-collision attack for MPSoCs , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Ümit Y. Ogras,et al.  Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs , 2018, 2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS).

[7]  A. Naeemi,et al.  On-Chip Interconnect Networks at the End of the Roadmap: Limits and Nanotechnology Opportunities , 2006, 2006 International Interconnect Technology Conference.

[8]  Prabhat Mishra,et al.  Vulnerability-Aware Energy Optimization for Reconfigurable Caches in Multitasking Systems , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  W. Steinhögl,et al.  Size-dependent resistivity of metallic wires in the mesoscopic range , 2002 .

[10]  Zhonghai Lu,et al.  Security-Aware Task Mapping Reducing Thermal Side Channel Leakage in CMPs , 2019, IEEE Transactions on Industrial Informatics.

[11]  Henry Hoffmann,et al.  On-Chip Interconnection Architecture of the Tile Processor , 2007, IEEE Micro.

[12]  Prabhat Mishra,et al.  Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling , 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Fernando Moraes,et al.  Evaluation of Routing Algorithms on Mesh Based NoCs , 2004 .

[14]  Prabhat Mishra,et al.  FSM Anomaly Detection Using Formal Analysis , 2017, 2017 IEEE International Conference on Computer Design (ICCD).

[15]  Subodha Charles,et al.  Securing Network-on-Chip Using Incremental Cryptography , 2020, 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[16]  Jari Nurmi,et al.  Issues in the development of a practical NoC: the Proteo concept , 2004, Integr..

[17]  Lei Zhang.  Optical network-on-chip architectures and designs , 2011 .

[18]  Hui Guo,et al.  EETD: An Energy Efficient Design for Runtime Hardware Trojan Detection in Untrusted Network-on-Chip , 2018, 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[19]  Sudeep Pasricha,et al.  Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[20]  Matthias Sauer,et al.  Towards the formal verification of security properties of a Network-on-Chip router , 2018, 2018 IEEE 23rd European Test Symposium (ETS).

[21]  Martha Johanna Sepúlveda,et al.  Towards Protected MPSoC Communication for Information Protection against a Malicious NoC , 2017, ICCS.

[22]  Mark Mohammad Tehranipoor,et al.  Security Rule Checking in IC Design , 2016, Computer.

[23]  Slobodan Lukovic,et al.  Hierarchical multi-agent protection system for NoC based MPSoCs , 2010, S&D4RCES '10.

[24]  Ümit Y. Ogras,et al.  Efficient Cache Reconfiguration Using Machine Learning in NoC-Based Many-Core CMPs , 2019, ACM Trans. Design Autom. Electr. Syst..

[25]  Leandro Soares Indrusiak,et al.  Side-channel attack resilience through route randomisation in secure real-time Networks-on-Chip , 2016, 2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[26]  Slobodan Lukovic,et al.  Enhancing network-on-chip components to support security of processing elements , 2010, WESS '10.

[27]  Sanghamitra Roy,et al.  Fort-NoCs: Mitigating the threat of a compromised NoC , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[28]  Leandro Soares Indrusiak,et al.  Side-channel protected MPSoC through secure real-time networks-on-chip , 2019, Microprocess. Microsystems.

[29]  Michael Hamburg,et al.  Meltdown: Reading Kernel Memory from User Space , 2018, USENIX Security Symposium.

[30]  Swarup Bhunia,et al.  MERS: Statistical Test Generation for Side-Channel Analysis based Trojan Detection , 2016, CCS.

[31]  Farinaz Koushanfar,et al.  A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.

[32]  Jürgen Teich,et al.  Compilation of Dataflow Applications for Multi-Cores using Adaptive Multi-Objective Optimization , 2019, ACM Trans. Design Autom. Electr. Syst..

[33]  Sebastian Zander,et al.  A survey of covert channels and countermeasures in computer network protocols , 2007, IEEE Communications Surveys & Tutorials.

[34]  Cezar Reinbrecht,et al.  Gossip NoC -- Avoiding Timing Side-Channel Attacks through Traffic Management , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[35]  Avinash Karanth Kodi,et al.  Packet security with path sensitization for NoCs , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[36]  Prabhat Mishra,et al.  Real-time Detection and Localization of DoS Attacks in NoC based SoCs , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[37]  Swarup Bhunia,et al.  Hardware IP Security and Trust , 2017 .

[38]  K. Banerjee,et al.  A Comparative Scaling Analysis of Metallic and Carbon Nanotube Interconnections for Nanometer Scale VLSI Technologies , 2004 .

[39]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[40]  Prabhat Mishra,et al.  Automated Test Generation for Activation of Assertions in RTL Models , 2020, 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC).

[41]  Hemangee K. Kapoor,et al.  An Authenticated Encryption Based Security Framework for NoC Architectures , 2011, 2011 International Symposium on Electronic System Design.

[42]  Mathias Soeken,et al.  Dynamic NoC buffer allocation for MPSoC timing side channel attack protection , 2016, 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS).

[43]  Prabhat Mishra,et al.  Lightweight Anonymous Routing in NoC based SoCs , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[44]  Sanjay Ranka,et al.  Dynamic Reconfiguration in Real-Time Systems , 2013 .

[45]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[46]  Michael Hamburg,et al.  Spectre Attacks: Exploiting Speculative Execution , 2018, 2019 IEEE Symposium on Security and Privacy (SP).

[47]  Gerard J. M. Smit,et al.  An energy-efficient reconfigurable circuit-switched network-on-chip , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[48]  Marcelo Lubaszewski,et al.  Reliability, Availability and Serviceability of Networks-on-Chip , 2011 .

[49]  Swarup Bhunia,et al.  Scalable Test Generation for Trojan Detection Using Side Channel Analysis , 2018, IEEE Transactions on Information Forensics and Security.

[50]  K SudeendraKumar,et al.  Run Time Mitigation of Performance Degradation Hardware Trojan Attacks in Network on Chip , 2018, 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[51]  Prabhat Mishra,et al.  Reconfigurable Network-on-Chip Security Architecture , 2020, ACM Trans. Design Autom. Electr. Syst..

[52]  Ravi Shankar,et al.  Survey of Network on Chip (NoC) Architectures & Contributions , 2009 .

[53]  Martha Johanna Sepúlveda,et al.  Elastic security zones for NoC-based 3D-MPSoCs , 2014, 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[54]  Cezar Reinbrecht,et al.  Side channel attack on NoC-based MPSoCs are practical: NoC Prime+Probe attack , 2016, 2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI).

[55]  Qiaoyan Yu,et al.  Exploiting error control approaches for Hardware Trojans on Network-on-Chip links , 2013, 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS).

[56]  Sergei Skorobogatov,et al.  Breakthrough Silicon Scanning Discovers Backdoor in Military Chip , 2012, CHES.

[57]  Prabhat Mishra,et al.  Real-Time Detection and Localization of Distributed DoS Attacks in NoC-Based SoCs , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[58]  Prabhat Mishra,et al.  Trojan localization using symbolic algebra , 2019, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[59]  T. Alves,et al.  TrustZone : Integrated Hardware and Software Security , 2004 .

[60]  Prabhat Mishra,et al.  Scalable Hardware Trojan Activation by Interleaving Concrete Simulation and Symbolic Execution , 2018, 2018 IEEE International Test Conference (ITC).

[61]  Selçuk Köse,et al.  Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[62]  Michael S. Hsiao,et al.  Hardware Trojan Attacks: Threat Analysis and Countermeasures , 2014, Proceedings of the IEEE.

[63]  Yuanyuan Zhou,et al.  Designing and Implementing Malicious Hardware , 2008, LEET.

[64]  HoffmannHenry,et al.  On-Chip Interconnection Architecture of the Tile Processor , 2007 .

[65]  Paul F. Syverson,et al.  Onion routing , 1999, CACM.

[66]  Hemangee K. Kapoor,et al.  A Security Framework for NoC Using Authenticated Encryption and Session Keys , 2013, Circuits Syst. Signal Process..

[67]  Prabhat Mishra,et al.  Directed test generation using concolic testing on RTL models , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[68]  Qiaoyan Yu,et al.  A hardened network-on-chip design using runtime hardware Trojan mitigation methods , 2017, Integr..

[69]  Prabhat Mishra,et al.  Proactive Thermal Management using Memory-based Computing in Multicore Architectures , 2018, 2018 Ninth International Green and Sustainable Computing Conference (IGSC).

[70]  Indrajit Chakrabarti,et al.  Runtime mitigation of illegal packet request attacks in Networks-on-Chip , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[71]  Gianluca Palermo,et al.  Secure Memory Accesses on Networks-on-Chip , 2008, IEEE Transactions on Computers.

[72]  Guy Gogniat,et al.  NOC-centric Security of Reconfigurable SoC , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[73]  Pankaj Rohatgi,et al.  Introduction to differential power analysis , 2011, Journal of Cryptographic Engineering.

[74]  Dave Evans,et al.  How the Next Evolution of the Internet Is Changing Everything , 2011 .

[75]  Farimah Farahmandi,et al.  System-on-Chip Security: Validation and Verification , 2019 .

[76]  Avinash Karanth Kodi,et al.  Secure model checkers for Network-on-Chip (NoC) architectures , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[77]  Mingsong Chen,et al.  System-Level Validation: High-Level Modeling and Directed Test Generation Techniques , 2012 .

[78]  Calton Pu,et al.  Buffer overflows: attacks and defenses for the vulnerability of the decade , 2000, Proceedings DARPA Information Survivability Conference and Exposition. DISCEX'00.

[79]  Kaustav Banerjee,et al.  Performance analysis of carbon nanotube interconnects for VLSI applications , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[80]  Sandeep K. Shukla,et al.  Editorial: Distributed Public Ledgers and Block Chains - What Good Are They for Embedded Systems? , 2016, ACM Trans. Embed. Comput. Syst..

[81]  Sanghamitra Roy,et al.  Runtime Detection of a Bandwidth Denial Attack from a Rogue Network-on-Chip , 2015, NOCS.

[82]  Avinash Karanth Kodi,et al.  Mitigation of Denial of Service Attack with Hardware Trojans in NoC Architectures , 2016, 2016 IEEE International Parallel and Distributed Processing Symposium (IPDPS).

[83]  Swarup Bhunia,et al.  The Hardware Trojan War , 2018 .

[84]  Luca Benini,et al.  Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs , 2003, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[85]  Martha Johanna Sepúlveda,et al.  Reconfigurable security architecture for disrupted protection zones in NoC-based MPSoCs , 2015, 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[86]  Prabhat Mishra,et al.  Directed Test Generation for Validation of Cache Coherence Protocols , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[87]  Tuomas Aura,et al.  Man-in-the-Machine: Exploiting Ill-Secured Communication Inside the Computer , 2018, USENIX Security Symposium.

[88]  Prabhat Mishra,et al.  Automated Test Generation for Debugging Multiple Bugs in Arithmetic Circuits , 2019, IEEE Transactions on Computers.

[89]  Prabhat Mishra,et al.  Automated Test Generation for Trojan Detection using Delay-based Side Channel Analysis , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[90]  Andrey Bogdanov,et al.  Differential Cache-Collision Timing Attacks on AES with Applications to Embedded CPUs , 2010, CT-RSA.

[91]  Fred B. Schneider,et al.  Hypervisor-based fault tolerance , 1996, TOCS.

[92]  S. K. Nandy,et al.  Router Attack toward NoC-enabled MPSoC and Monitoring Countermeasures against such Threat , 2015, Circuits Syst. Signal Process..

[93]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[94]  Ümit Y. Ogras,et al.  DyPO , 2017, ACM Trans. Embed. Comput. Syst..

[95]  Prabhat Mishra,et al.  Automated Activation of Multiple Targets in RTL Models using Concolic Testing , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[96]  Ying Gao,et al.  SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip , 2013, ISCA.

[97]  Nikil D. Dutt,et al.  ORB: An on-chip optical ring bus communication architecture for multi-processor systems-on-chip , 2008, 2008 Asia and South Pacific Design Automation Conference.

[98]  Subodha Charles,et al.  Lightweight and Trust-Aware Routing in NoC-Based SoCs , 2020, 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[99]  David R. Kaeli,et al.  A Novel Side-Channel Timing Attack on GPUs , 2017, ACM Great Lakes Symposium on VLSI.

[100]  W. Cary Huffman,et al.  Fundamentals of Error-Correcting Codes , 1975 .

[101]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[102]  Yen-Chen Liu,et al.  Knights Landing: Second-Generation Intel Xeon Phi Product , 2016, IEEE Micro.

[103]  Prabhat Mishra,et al.  Cache Reconfiguration Using Machine Learning for Vulnerability-aware Energy Optimization , 2019, ACM Trans. Embed. Comput. Syst..

[104]  Selma Saidi,et al.  The shift to multicores in real-time and safety-critical systems , 2015, 2015 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[105]  S. Martel,et al.  System Design of an Integrated Measurement Electronic Subsystem for Bacteria Detection Using an Electrode Array and MC-1 Magnetotactic Bacteria , 2007, 2006 International Workshop on Computer Architecture for Machine Perception and Sensing.

[106]  Martha Johanna Sepúlveda,et al.  NoC-Based Protection for SoC Time-Driven Attacks , 2015, IEEE Embedded Systems Letters.

[107]  Prabhat Mishra,et al.  Scalable Concolic Testing of RTL Models , 2020 .

[108]  Prabhat Mishra,et al.  Automated Debugging of Arithmetic Circuits Using Incremental Gröbner Basis Reduction , 2017, 2017 IEEE International Conference on Computer Design (ICCD).

[109]  Prabhat Mishra,et al.  Efficient Test Generation for Trojan Detection using Side Channel Analysis , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[110]  P. Mishra,et al.  DyPO , 2017 .

[111]  Prabhat Mishra,et al.  Automated Test Generation for Hardware Trojan Detection using Reinforcement Learning , 2021, 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC).

[112]  Alain Greiner,et al.  NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs , 2011, 2011 Design, Automation & Test in Europe.

[113]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[114]  Catherine H. Gebotys,et al.  A framework for security on NoC technologies , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..

[115]  Prabhat Mishra,et al.  Automated Trigger Activation by Repeated Maximal Clique Sampling , 2020, 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC).

[116]  G. Edward Suh,et al.  Efficient Timing Channel Protection for On-Chip Networks , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[117]  P. Mishra,et al.  Post-Silicon Validation and Debug , 2019 .

[118]  Ali Ahmadinia,et al.  An ID and Address Protection Unit for NoC based Communication Architectures , 2014, SIN.

[119]  Partha Pratim Pande,et al.  Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[120]  Gianluca Palermo,et al.  A security monitoring service for NoCs , 2008, CODES+ISSS '08.