A New Design of Low Cost Security Coprocessor for Portable Electronic Devices

Security processing provides user authentication and secure communication for portable electronic devices. Security processors for portable electronic devices should occupy small area, consume low power, handle several cryptography algorithms, and provide acceptable performance. This paper presents a low cost security coprocessor architecture based on the design ideas of reconfigurability, scalability and tightly coupled structure, which can achieve four kinds of standard cryptography algorithms on a universal architecture. The new architecture can reduce the area and power consumption of security chip, and improve universality, flexibility and security of the whole system. A new algorithm is implemented by changing the contents of the instruction register in this paper. The low cost security coprocessor targets portable electronic products. Finally, simulation and experiment results are provided to verify the ideas of the paper.

[1]  Tomoaki Sato,et al.  Hardware/Software Co-design of a Secure Ubiquitous System , 2006, 2006 International Conference on Computational Intelligence and Security.

[2]  Alfred Menezes,et al.  Elliptic curve public key cryptosystems , 1993, The Kluwer international series in engineering and computer science.

[3]  Sunggu Lee,et al.  Design and implementation of a private and public key crypto processor and its application to a security system , 2004, IEEE Trans. Consumer Electron..

[4]  Ian F. Blake,et al.  Elliptic curves in cryptography , 1999 .

[5]  Manfred Glesner,et al.  Design of a reconfigurable AES encryption/decryption engine for mobile terminals , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  Ing-Jer Huang,et al.  On-Chip-Network cryptosystem: A high throughput and high security architecture , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[7]  Shi-Yu Huang,et al.  A network security processor design based on an integrated SOC design and test platform , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[8]  Alex Biryukov,et al.  Data Encryption Standard (DES) , 2005, Encyclopedia of Cryptography and Security.

[9]  Xiaoyang Zeng,et al.  A multi-task-oriented security processing architecture with powerful extensibility , 2009, 2009 Asia and South Pacific Design Automation Conference.

[10]  Dirk Fox,et al.  Advanced Encryption Standard (AES) , 1999, Datenschutz und Datensicherheit.

[11]  Qing Li,et al.  A low-cost cryptographic processor for security embedded system , 2008, 2008 Asia and South Pacific Design Automation Conference.

[12]  Wolfgang Bauer.  Implementing elliptic curve cryptography , 2002, Communications and Multimedia Security.

[13]  Hongyi Chen,et al.  Zodiac: System architecture implementation for a high-performance Network Security Processor , 2008, ASAP.

[14]  Chen Hongyi,et al.  Zodiac: System architecture implementation for a high-performance Network Security Processor , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[15]  Ingrid Verbauwhede,et al.  High-throughput programmable cryptocoprocessor , 2004, IEEE Micro.

[16]  Domenico Cotroneo,et al.  How Do Mobile Phones Fail? A Failure Data Analysis of Symbian OS Smart Phones , 2007, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07).

[17]  Jun Han,et al.  A programmable security processor for cryptography algorithms , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[18]  Tolga Acar,et al.  Analyzing and comparing Montgomery multiplication algorithms , 1996, IEEE Micro.

[19]  P. Glenn Gulak,et al.  An area-efficient universal cryptography processor for smart cards , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Keshab K. Parhi,et al.  Implementation approaches for the Advanced Encryption Standard algorithm , 2002 .