Testing Xilinx XC4000 configurable logic blocks with carry logic-modules

This paper presents a novel built-in self-test (BIST) scheme for configurable logic blocks (CLBs) of Xilinx XC4000 field programmable gate arrays (FPGAs). The test of the dedicated carry logic module (CLM) within a CLB is included for the first time. A minimum of eight CLB test configurations is given. A centralized BIST architecture supports the single stuck-at fault test of the CLM and the whole CLB. The scheme is also capable of locating any faulty CLBs with the maximum diagnostic resolution, two adjacent CLBs.

[1]  Yervant Zorian,et al.  Minimizing the number of test configurations for different FPGA families , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[2]  Charles E. Stroud,et al.  Selecting built-in self-test configurations for field programmable gate arrays , 1996, Conference Record. AUTOTESTCON '96.

[3]  Tong Liu,et al.  Testing of Uncustomized Segmented Channel Field Programmable Gate Arrays , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[4]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[5]  Y. Zorian,et al.  SRAM-based FPGA's: testing the LUT/RAM modules , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[6]  Charles E. Stroud,et al.  Using ILA testing for BIST in FPGAs , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[7]  Yervant Zorian,et al.  Novel technique for testing FPGAs , 1998, Proceedings Design, Automation and Test in Europe.

[8]  Ping Chen,et al.  Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.

[9]  Jian Xu,et al.  Testing carry logic modules of SRAM-based FPGAs , 2001, Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing.

[10]  Yervant Zorian,et al.  An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family , 2000, J. Electron. Test..

[11]  Charles E. Stroud,et al.  Built-In Self-Test of Logic Blocks in FPGAs , 2000 .

[12]  Fabrizio Lombardi,et al.  Multiple fault detection in logic resources of FPGAs , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[13]  Fabrizio Lombardi,et al.  A row-based FPGA for single and multiple stuck-at fault detection , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.

[14]  Charles E. Stroud,et al.  BIST-based diagnostics of FPGA logic blocks , 1997, Proceedings International Test Conference 1997.