Performance and Energy Efficiency Analysis of Reverse Time Migration on a FPGA Platform
暂无分享,去创建一个
Erick Giovani Sperandio Nascimento | Leonardo Fialho | Anderson Nascimento | João Carlos Bittencourt | João Marcelo Souza | Adhvan Furtado | Wagner Luiz Oliveira | Joaquim Ranyere Oliveira | Rodrigo Tutu | Georgina Rojas | Laue Rami Jesus | Andre Lima
[1] Aaas News,et al. Book Reviews , 1893, Buffalo Medical and Surgical Journal.
[2] Wayne Luk,et al. Accelerating Seismic Computations Using Customized Number Representations on FPGAs , 2009, EURASIP J. Embed. Syst..
[3] Erik Ruf,et al. Direct GPU/FPGA Communication via PCI Express , 2012, ICPP Workshops.
[4] H. Fu. Application-Specific Number Representation , 2009 .
[5] William W. Symes,et al. Computational Strategies For Reverse-time Migration , 2008 .
[6] Xin Chang,et al. Suitability Analysis of FPGAs for Heterogeneous Platforms in HPC , 2016, IEEE Transactions on Parallel and Distributed Systems.
[7] R. Clapp. Reverse time migration with random boundaries , 2009 .
[8] Tsutomu Yoshinaga,et al. An FPGA-Based Tightly Coupled Accelerator for Data-Intensive Applications , 2014, 2014 IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs.
[9] Johann M. Marquez-Barja,et al. 5G: Adaptable Networks Enabled by Versatile Radio Access Technologies , 2017, IEEE Communications Surveys & Tutorials.
[10] Marco D. Santambrogio,et al. On How to Accelerate Iterative Stencil Loops , 2015, ACM Trans. Archit. Code Optim..
[11] George A. McMechan,et al. Five ways to avoid storing source wavefield snapshots in 2D elastic prestack reverse time migration , 2015 .
[12] Baoli Wang,et al. RTM using effective boundary saving: A staggered grid GPU implementation , 2014, Comput. Geosci..
[13] Kenji Kise,et al. Towards a Low-Power Accelerator of Many FPGAs for Stencil Computations , 2012, 2012 Third International Conference on Networking and Computing.
[14] Mikhail M. Rovnyagin,et al. Benchmarking of high performance computing clusters with heterogeneous CPU/GPU architecture , 2017, 2017 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus).
[15] Mauricio Hanzich,et al. Assessing Accelerator-Based HPC Reverse Time Migration , 2011, IEEE Transactions on Parallel and Distributed Systems.
[16] William W. Symes,et al. Reverse time migration with optimal checkpointing , 2007 .
[17] Satoru Yamamoto,et al. Multi-FPGA Accelerator for Scalable Stencil Computation with Constant Memory Bandwidth , 2014, IEEE Transactions on Parallel and Distributed Systems.
[18] Hongwei Liu,et al. Wavefield reconstruction methods for reverse time migration , 2013 .
[19] Haohuan Fu,et al. Selecting the right hardware for reverse time migration , 2010 .
[20] Manoel Eusebio de Lima,et al. Seismic Modeling and RTM Migration on unconventional Hardware , 2013 .
[21] Rabie Ben Atitallah,et al. FPGA-Centric High Performance Embedded Computing: Challenges and Trends , 2017, 2017 Euromicro Conference on Digital System Design (DSD).
[22] Robert G. Clapp. Reverse time migration : Saving the boundaries , 2009 .
[23] Dimitrios Soudris,et al. A survey on reconfigurable accelerators for cloud computing , 2016, 2016 26th International Conference on Field Programmable Logic and Applications (FPL).