On the (re)design of an FPGA-based PUF
暂无分享,去创建一个
[1] Ingrid Verbauwhede,et al. Intrinsic PUFs from Flip-flops on Reconfigurable Devices , 2008 .
[2] Jorge Guajardo,et al. FPGA Intrinsic PUFs and Their Use for IP Protection , 2007, CHES.
[3] Christof Paar,et al. Black-Box Side-Channel Attacks Highlight the Importance of Countermeasures - An Analysis of the Xilinx Virtex-4 and Virtex-5 Bitstream Encryption Mechanism , 2012, CT-RSA.
[4] Patrick Schaumont,et al. From Statistics to Circuits: Foundations for Future Physical Unclonable Functions , 2010, Towards Hardware-Intrinsic Security.
[5] Stefan Mangard,et al. Power analysis attacks - revealing the secrets of smart cards , 2007 .
[6] Daisuke Suzuki,et al. The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes , 2010, CHES.
[7] Ingrid Verbauwhede,et al. Physically Unclonable Functions: A Study on the State of the Art and Future Research Directions , 2010, Towards Hardware-Intrinsic Security.
[8] Ahmad-Reza Sadeghi,et al. Reconfigurable Physical Unclonable Functions - Enabling technology for tamper-resistant storage , 2009, 2009 IEEE International Workshop on Hardware-Oriented Security and Trust.
[9] Patrick Schaumont,et al. An Analysis of Delay Based PUF Implementations on FPGA , 2010, ARC.
[10] Jason Helge Anderson,et al. A PUF design for secure FPGA-based embedded systems , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).