Testable design of multiple-stage OTA-C filters

This paper presents a novel design and test methodology to increase the testability of multistage operational transconductance amplifier and grounded capacitor (OTA-C) filters. As assumed herein, a fault can cause the value of a passive circuit component to deviate from its normal value in order to detect such faults. This deviation causes open-circuit and/or short-circuit effects or changes the operating characteristics of the active components. That is, the catastrophic and parameter deviation faults are considered in this paper. The proposed methodology is also effective in detecting single and multiple faults. Simulation results for the faulty and fault-free circuits are compared to verify the feasibility of our design-for-testability (DFT) structure. The physical layout of a third-order Butterworth OTA-C filter is implemented by the TANNER layout tool. The extra hardware overhead to make the OTA-C filters testable is less than 9%, which is quite a reasonable value for analogue circuits.

[1]  Karim Arabi,et al.  Testing analog and mixed-signal integrated circuits using oscillation-test method , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  M. F. Abate.  A mixed signal tester solution for: standards traceable AC calibration of analog modules , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[3]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Mani Soma.  Fault coverage of DC parametric tests for embedded analog amplifiers , 1993, Proceedings of IEEE International Test Conference - (ITC).

[5]  G. Russell,et al.  Testing analogue functions using m-sequences , 1993 .

[6]  L. T. Wurtz.  Built-in self-test structure for mixed-mode circuits , 1993 .

[7]  Charles R. Kime,et al.  MFBIST: a BIST method for random pattern resistant circuits , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[8]  T. M. Souders,et al.  Time domain testing strategies and fault diagnosis for analog systems , 1989 .

[9]  Edgar Sanchez-Sinencio,et al.  Analog fault diagnosis based on ramping power supply current signature clusters , 1996 .

[10]  Mani Soma,et al.  Analytical Fault Modeling And Static Test Generation For Analog ICs , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[11]  Cheng-Wen Wu,et al.  Control and Observation Structures for Analog Circuits , 1998, IEEE Des. Test Comput..

[12]  J. K. Fidler,et al.  Synthesis and performance analysis of universal minimum component integrator-based IFLF OTA-grounded capacitor filter , 1996 .

[13]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[14]  André Ivanov,et al.  On the testability of CMOS feedback amplifiers , 1994, IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[15]  Yichuang Sun,et al.  Structure generation and design of multiple loop feedback OTA-grounded capacitor filters , 1997 .

[16]  Kuen-Jong Lee,et al.  Concurrent test method for OTA-C filters , 1997 .

[17]  Antonio Rubio,et al.  Analysis and modeling of MOS devices with gate oxide short failures , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[18]  Yichuang Sun,et al.  OTA-C realisation of general high-order transfer functions , 1993 .

[19]  E. Sanchez-Sinencio,et al.  Active filter design using operational transconductance amplifiers: A tutorial , 1985, IEEE Circuits and Devices Magazine.

[20]  Hung-Jen Lin,et al.  Optimal testing of VLSI analog circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..