Design and Implementation of a Parameterized NoC Router and its Application to Build PRDT-Based NoCs

This paper presents a parameterized router design which can be applied to build large network-on-chips (NoCs) based on a Perfect Recursive Diagonal Torus (PKDT) or mesh/torus topology. In specific, the router is designed to support two routing algorithms (conventional vector routing and a newly proposed Johnson coded vector routing) and wormhole switching. Along these lines, special considerations for the router design are given to different design options concerning scheduling, buffering strategy, and flow control. Correspondingly, the router is partitioned into four components (input channel module, output channel module, crossbar switch, and scheduler) organized to form a three-stage pipeline, and their Verilog models are designed and implemented in a modular fashion with key parameters specified upon instantiations. A 4times4 PRDT-based NoC incorporating multiple copies of the proposed router design is synthesized using TSMC 0.18 mum CMOS technology.

[1]  Mei Yang,et al.  Algorithm-Hardware Codesign of Fast Parallel Round-Robin Arbiters , 2007, IEEE Transactions on Parallel and Distributed Systems.

[2]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[3]  Yingtao Jiang,et al.  Fault-tolerant routing schemes in RDT(2,2,1)//spl alpha/-based interconnection network for networks-on-chip design , 2005, 8th International Symposium on Parallel Architectures,Algorithms and Networks (ISPAN'05).

[4]  Jens Sparsø,et al.  A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip , 2005, Design, Automation and Test in Europe.

[5]  Hideharu Amano,et al.  Recursive Diagonal Torus: An Interconnection Network for Massively Parallel Computers , 2001, IEEE Trans. Parallel Distributed Syst..

[6]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[7]  Axel Jantsch,et al.  The Nostrum backbone-a communication protocol stack for Networks on Chip , 2004, 17th International Conference on VLSI Design. Proceedings..

[8]  Rudy Lauwereins,et al.  Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs , 2002, FPL.

[9]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[10]  Yang Yu,et al.  A RDT-based interconnection network for scalable network-on-chip designs , 2005, International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II.

[11]  Altamiro Amadeu Susin,et al.  ParIS: a parameterizable interconnect switch for networks-on-chip , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[12]  Ieee Standards Board.  IEEE Standard hardware Description language : based on the Verilog hardware description language , 1996 .

[13]  Stephen B. Furber,et al.  An asynchronous on-chip network router with quality-of-service (QoS) support , 2004, IEEE International SOC Conference, 2004. Proceedings..

[14]  Yingtao Jiang,et al.  On the Physicl Layout of PRDT-Based NoCs , 2007, Fourth International Conference on Information Technology (ITNG'07).

[15]  Axel Jantsch,et al.  Network on Chip : An architecture for billion transistor era , 2000 .