Feedforward compensation technique for all digital phase locked loop based synthesizers

A method of direct input reference feedforward compensation is proposed and discussed for all digital phase locked loop based synthesizers. The practical issues in implementing the system are addressed, and analysis of the feedforward estimation error on the system is performed. A sample model was created and simulated. Simulation shows the effect of the feedforward estimation error on the system's settling speed. The system was shown to be able to reduce the settling time to one eighth of the minimum achievable settling speed of a system without feedforward compensation

[1]  Poras T. Balsara,et al.  Phase-domain all-digital phase-locked loop , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  P. Allen,et al.  Feed-forward compensated high switching speed digital phase-locked loop frequency synthesizer , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  M. Nakagawa,et al.  A new PLL frequency synthesizer with high switching speed , 1992 .

[4]  S. M. Shahruz,et al.  A low-noise and fast-locking phase-locked loop , 2003, Proceedings of the 2003 American Control Conference, 2003..

[5]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[6]  J. Lundberg,et al.  An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[7]  Ching-Che Chung,et al.  An all-digital PLL with cascaded dynamic phase average loop for wide multiplication range applications , 2005, 2005 IEEE International Symposium on Circuits and Systems.