Noise effect estimation and reduction in high-speed voltage controlled oscillators

The paper presents an investigations of various noise effects on frequency stability of differential ring voltage controlled oscillators. The impact of bias generator parameters and PVT variations on noise immunity is demonstrated and simplified models are developed. A method of bias generator parameter calculation and PVT compensation is suggested. The efficiency of the developed means is tested on a deep submicron CMOS phase locked loop.

[1]  Eric A. M. Klumperink,et al.  Jitter-Power minimization of digital frequency synthesis architectures , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[2]  R.P. Jindal,et al.  Compact Noise Models for MOSFETs , 2006, IEEE Transactions on Electron Devices.

[3]  Vazgen Melikyan,et al.  Programmable current biasing for low noise voltage controlled oscillators , 2011, 2011 9th East-West Design & Test Symposium (EWDTS).

[4]  Liter Siek,et al.  A PLL with a VCO of improved PVT tolerance , 2011, 2011 International Symposium on Integrated Circuits.