8 Gb/s 8:1 multiplexer and 1:8 demultiplexer IC's using GaAs DCFL circuit

High-speed 8:1 multiplexer and 1:8 demultiplexer ICs composed of GaAs direct-coupled FET logic (DCFL) have been designed and fabricated. The ICs were designed with a tree-type architecture and using memory-cell-type flip-flops (MCFFs). Self-aligned GaAs MESFETs with a gate length of 0.5 mu m were used in these ICs. The propagation delay time of the DCFL inverter was 19.0 ps/gate. Both ICs operated up to 8 Gb/s with power dissipations of 1.5 W for the multiplexer and 1.9 W for the demultiplexer at a single power supply voltage of 2.0 V. These ICs are applicable for multigigabit lightwave communication systems. >

[1]  K. Tanaka,et al.  An ultra-high speed GaAs DCFL flip-flop-MCFF (memory cell type flip flop) , 1988, 10th Annual IEEE (GaAs IC) Symposium, Gallium Arsenide Integrated Circuit. Technical Digest 1988..

[2]  T. Kimura,et al.  Advanced self-alignment process technique with very thick sidewall for high speed GaAs LSIs , 1988, Technical Digest., International Electron Devices Meeting.

[3]  Hidetoshi Nishi,et al.  GaAs MESFET LSI design using E/D-DCFL circuits , 1990, 12th Annual Symposium on Gallium Arsenide Integrated Circuit (GaAs IC).

[4]  Mau-Chung Frank Chang,et al.  High-speed 8:1 multiplexer and 1:8 demultiplexer implemented with AlGaAs/GaAs HBTs , 1991 .

[5]  P. Asbeck,et al.  High speed 8:1 multiplexer and 1:8 demultiplexer implanted with AlGaAs/GaAs HBTs , 1990, 12th Annual Symposium on Gallium Arsenide Integrated Circuit (GaAs IC).

[6]  Shoichi Shimizu,et al.  12 Gbps GaAs 2-bit multiplexer/demultiplexer chip set for the SONET STS-192 system , 1989, 11th Annual Gallium Arsenide Integrated Circuit (GaAs IC) Symposium.