Progress in VLSI Design and Test

A new CMOS Analog Multiplier in Current Domain using very negligible amount of static power is presented. This circuit uses the concept of harmonics along with the square law of current in a saturated MOS and is simulated using 90nm Technology Node of UMC. The supply voltage Vdd is kept at +1V. The circuit, when drawn using the Cadence Virtuoso Schematic Editor and simulated using the Spectre Simulator, gave a -3dB bandwidth of 2.07GHz with a load capacitance of 10fF.

[1]  Niranjan M. Devashrayee,et al.  Artificial intelligence based scan vector reordering for capture power minimization , 2011, 2011 Nirma University International Conference on Engineering.

[2]  John P. Hayes,et al.  A Family of Logical Fault Models for Reversible Circuits , 2005, 14th Asian Test Symposium (ATS'05).

[3]  N. Ranganathan,et al.  Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs , 2010, JETC.

[4]  Sang-Gook Kim,et al.  MEMS power generator with transverse mode thin film PZT , 2005 .

[5]  Serge Pravossoudovitch,et al.  Reducing power consumption during test application by test vector ordering , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[6]  S. Roundy.  Energy Scavenging for Wireless Sensor Nodes with a Focus on Vibration-to-Electricity Conversion , 2003 .

[7]  Arman Hajati,et al.  WIDE-BANDWIDTH MEMS-SCALE PIEZOELECTRIC ENERGY HARVESTER , 2009 .

[8]  John P. Hayes,et al.  Checking equivalence of quantum circuits and states , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[9]  Robert Wille,et al.  Equivalence Checking of Reversible Circuits , 2009, ISMVL.

[10]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[11]  Neil M. White,et al.  Towards a piezoelectric vibration-powered microgenerator , 2001 .

[12]  Janak H. Patel,et al.  Enhancement of the Illinois scan architecture for use with multiple scan inputs , 2004, IEEE Computer Society Annual Symposium on VLSI.

[13]  Jan M. Rabaey,et al.  A study of low level vibrations as a power source for wireless sensor nodes , 2003, Comput. Commun..

[14]  M Nirmala Devi,et al.  Modified AVR Code for Test Data Compression , 2012, HPCA 2012.

[15]  Sang-Gook Kim,et al.  Energy harvesting MEMS device based on thin film piezoelectric cantilevers , 2006 .

[16]  Yih Wang,et al.  Low-Power SRAMs in Nanoscale CMOS Technologies , 2008, IEEE Transactions on Electron Devices.

[17]  Nirnjan M. Devashrayee,et al.  Hamming Distance Based Reordering and Columnwise Bit Stuffing with Difference Vector: A Better Scheme for Test Data Compression with Run Length Based Codes , 2010, 2010 23rd International Conference on VLSI Design.

[18]  A. Chandrakasan,et al.  Analyzing static noise margin for sub-threshold SRAM in 65nm CMOS , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[19]  K. Itoh.  Low-voltage memories for power-aware systems , 2002, Proceedings of the International Symposium on Low Power Electronics and Design.

[20]  Neil M. White,et al.  Fabrication and characterization of free-standing thick-film piezoelectric cantilevers for energy harvesting , 2009 .

[21]  A. Chandrakasan,et al.  A 180mV FFT processor using subthreshold circuit techniques , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[22]  Meng-Fan Chang,et al.  A 130 mV SRAM With Expanded Write and Read Margins for Subthreshold Applications , 2011, IEEE Journal of Solid-State Circuits.

[23]  Stefan Frehse,et al.  Debugging of Toffoli networks , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[24]  Santanu Chattopadhyay,et al.  Efficient Don't Care Filling for Power Reduction during Testing , 2009, 2009 International Conference on Advances in Recent Technologies in Communication and Computing.

[25]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[26]  Timothy Eggborn.  Analytical Models to Predict Power Harvesting with Piezoelectric Materials , 2003 .

[27]  Janusz Rajski,et al.  Low-Power Scan Operation in Test Compression Environment , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Qian Zhao,et al.  Test data compression using alternating variable run-length code , 2011, Integr..

[29]  Atul K. Jain,et al.  Minimizing power consumption in scan testing: pattern generation and DFT techniques , 2004 .