A new nibbled-page architecture for high density DRAMs

[1]  S. Watanabe,et al.  An Experimental 16mb Cmos dram Chip with a 100mhz Serial Read/Write Mode , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.