A low-power switched-current CDMA matched filter employing MOS linear matching cell with on-chip A/D converter

A low-power switched-current matched filter (MF) for code-division multiple-access (CDMA) systems has been developed. The front-end voltage-to-current (V/I) converter has been eliminated by merging the function into each matching cell utilizing the MOS linear I-V characteristics. A low-power analog-to-digital (A/D) converter has also been developed to establish smooth interfacing to digital back-end processing for a delayed locked loop (DLL) and a RAKE receiver. A proof-of-concept chip was fabricated in a [email protected] standard CMOS technology with a measured power consumption of 1.65mW at 11Mchip/s with 2-V power supply including the A/D converter.

[1]  B Eltawil.  A.M. Daneshrad,"A low-power DS-CDMA RAKE receiver utilizing resource allocation techniques," of Solid-State Circuits, Vol. pp. , Aug. . , 2004 .

[2]  T. Shibata,et al.  A low-power and compact CDMA matched filter based on switched-current technology , 2005, IEEE Journal of Solid-State Circuits.

[3]  Masahiro Sasaki,et al.  A Low Power Matched Filter for DS-CDMA Based on Analog Signal Processing , 2003, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Apisak Worapishet,et al.  High-speed switched-current matched filter for WCDMA receivers , 2004 .

[5]  K. Tsubouchi,et al.  An asynchronous spread spectrum wireless-modem using a SAW convolver , 1988, IEEE 1988 Ultrasonics Symposium Proceedings..

[6]  T. Yamasaki,et al.  A floating-gate-MOS-based low-power CDMA matched filter employing capacitance disconnection technique , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[7]  Gray,et al.  A 75mW 128 MHz DS-CDMA Baseband Correlator For High-speed Wireless Applications , 1997, Symposium 1997 on VLSI Circuits.

[8]  Tadashi Shibata,et al.  A low-power switched-current CDMA matched filter employing MOS-linear matching cell and output A/D converter , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[9]  V. Szwarc,et al.  Complex matched FIR filters for detection of primary and secondary synchronization codes in W-CDMA , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[10]  V. Srinivasan,et al.  Low-power realization of FIR filters using current-mode analog design techniques , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[11]  Jean-Pierre Cances,et al.  Mixed-Signal Realization of Matched-Filters for High Rate Communication Systems , 2007, 2007 IEEE 18th International Symposium on Personal, Indoor and Mobile Radio Communications.

[12]  Y. Miyanaga,et al.  A design of parallel matched filter with low calculation cost , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[13]  G.L. Turin,et al.  Introduction to spread-spectrum antimultipath techniques and their application to urban digital radio , 1980, Proceedings of the IEEE.

[14]  Hiroyuki Nakase,et al.  Novel Low-Power Switched-Current Matched Filter for Direct-Sequence Code-Division-Multiple-Access Wireless Communication , 2000 .

[15]  Mircea R. Stan,et al.  Power reduction techniques for a spread spectrum based correlator , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[16]  P. R. Gray,et al.  A 75-mW 128-MHz DS-CDMA baseband demodulator for high-speed wireless applications [LANs] , 1998 .

[17]  H.A.K. Mansour,et al.  A Study On Circuit Design Of Integrated Cmos Analog Matched Filter , 2006, Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006..

[18]  Hiroyuki Nakase,et al.  Low Power Current-Cut Switched-Current Matched Filter for CDMA , 2001 .

[19]  Satoru Ono,et al.  HEMT CCD Matched Filter for Spread Spectrum Communication , 2006, IEICE Trans. Electron..

[20]  Hsi-Pin Ma,et al.  A 2.6-V, 44-MHz all-digital QPSK direct-sequence spread-spectrum transceiver IC [wireless LANs] , 1997 .

[21]  Klein S. Gilhousen,et al.  On the system design aspects of code division multiple access (CDMA) applied to digital cellular and personal communications networks , 1991, [1991 Proceedings] 41st IEEE Vehicular Technology Conference.

[22]  Y. Miyanaga,et al.  A design of parallel matched filter for path search , 2004, IEEE International Symposium on Communications and Information Technology, 2004. ISCIT 2004..

[23]  B. Daneshrad,et al.  A low-power DS-CDMA RAKE receiver utilizing resource allocation techniques , 2004, IEEE Journal of Solid-State Circuits.

[24]  Tzi-Dar Chiueh,et al.  A low-power digital matched filter for direct-sequence spread-spectrum signal acquisition , 2001 .

[25]  Jean-Pierre Cances,et al.  Mixed Analog and Digital Matched-Filter Design for High Rate WLAN , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.

[26]  L. B. Milstein,et al.  Theory of Spread-Spectrum Communications - A Tutorial , 1982, IEEE Transactions on Communications.

[27]  V. Meghdadi,et al.  A Mixed-Signal Matched-Filter Design and Simulation , 2007, 2007 15th International Conference on Digital Signal Processing.

[28]  M. Miyamoto,et al.  Matched filter for DS-CDMA of up to 50 MChip/s based on sampled analog signal processing , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[29]  K. Tsubouchi,et al.  CCD matched filter in spread spectrum communication , 1998, Ninth IEEE International Symposium on Personal, Indoor and Mobile Radio Communications (Cat. No.98TH8361).

[30]  Yasuo Nagazumi,et al.  Programmable matched filter by charge-domain operation , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[31]  Chi-Fang Li,et al.  Configurable preamble synchronizer for slotted random access in W-CDMA applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[32]  N. Ismailoglu,et al.  Low-power design of a 64-tap, 4-bit digital matched filter using systolic array architecture and CVSL circuit techniques in CMOS , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[33]  K. Masu,et al.  One chip demodulator using RF front-end SAW correlator for 2.4 GHz asynchronous spread spectrum modem , 1994, 5th IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, Wireless Networks - Catching the Mobile Future..

[34]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[35]  Kaveh Pahlavan,et al.  Trends in local wireless networks , 1995 .

[36]  Kari Halonen,et al.  A pipeline A/D converter for WCDMA applications , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[37]  Atsuhiko Okada,et al.  A neuron-MOS parallel associator for high-speed CDMA matched filter , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[38]  S. Bridges,et al.  A 19.2 GOPS mixed-signal filter with floating-gate adaptation , 2004, IEEE Journal of Solid-State Circuits.

[39]  Tadashi Shibata,et al.  Quasi-parallel multi-path detection architecture using floating-gate-MOS-based CDMA matched filters , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[40]  K. Hara,et al.  A 23 mW 256-tap 8 MSample/s QPSK matched filter for DS-CDMA cellular telephony using recycling integrator correlators , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).