Minimal length diagnostic tests for analog circuits using test history

In this paper we propose an efficient transient test generation method to comprehensively test analog circuits using minimum test time. A divide and conquer strategy is formulated to sequentially synthesize the test stimulus for the entire duration of test. We use a novel measurement procedure to resolve ambiguities in the present measurement sample by using class association information from the previous samples. This sequential formulation of test generation problem enables fault dropping and greatly reduces simulation and optimization effort. Additionally, this method is immune to noise and tests can be easily calibrated for use in hardware testers.

[1]  Walter M. Lindermeir.  Design of robust test criteria in analog testing , 1996, Proceedings of International Conference on Computer Aided Design.

[2]  Sheng-Jen Tsai,et al.  Test Vector Generation for Linear Analog Devices , 1991, 1991, Proceedings. International Test Conference.

[3]  Kwang-Ting Cheng,et al.  Implicit functional testing for analog circuits , 1996, Proceedings of 14th VLSI Test Symposium.

[4]  Bozena Kaminska,et al.  Optimization-based multifrequency test generation for analog circuits , 1996, J. Electron. Test..

[5]  Bozena Kaminska,et al.  Multiple fault analog circuit testing by sensitivity analysis , 1993, J. Electron. Test..

[6]  Pramodchandran N. Variyam,et al.  Test generation for comprehensive testing of linear analog circuits using transient response sampling , 1997, ICCAD 1997.

[7]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Abhijit Chatterjee,et al.  Test generation for comprehensive testing of linear analog circuits using transient response sampling , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[9]  B. Kaminska,et al.  An integrated approach for analog circuit testing with a minimum number of detected parameters , 1994, Proceedings., International Test Conference.

[10]  R. Dandapani,et al.  Test generation for linear analog circuits , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[11]  Mani Soma,et al.  Dynamic test signal design for analog ICs , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[12]  Alberto L. Sangiovanni-Vincentelli,et al.  Minimizing production test time to detect faults in analog circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Bozena Kaminska,et al.  Multifrequency Analysis of Faults in Analog Circuits , 1995, IEEE Des. Test Comput..

[14]  Walter M. Lindermeir.  Design of robust test criteria in analog testing , 1996, ICCAD 1996.

[15]  Jacob A. Abraham,et al.  DCIATP-an iterative analog circuit test generation program for generating DC single pattern tests , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[16]  Jay B. Brockman,et al.  Predictive subset testing: optimizing IC parametric performance testing for quality, cost, and yield , 1989 .

[17]  Jacob A. Abraham,et al.  Analog Testing with Time Response Parameters , 1996, IEEE Des. Test Comput..

[18]  Abhijit Chatterjee,et al.  Modular fault simulation of mixed signal circuits with fault ranking by severity , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).