Word length selection method for HIL power converter models

Abstract Hardware in the Loop (HIL) allows one to emulate a system or part of it in real time, and it is, therefore, widely used for power electronics. Real-time simulations require high speed so FPGAs (Field Programmable Gate Array) in HIL are widely used. It is crucial to minimize the delay and area, without losing either resolution or accuracy. Therefore, the Word Length (WL) of signals in power converter models has a huge influence. There are complex WL determination procedures that require long-time simulations. This paper presents a simple and analytical WL selection method for the signals of HIL models of converters. Signal groups are distinguished, and the WL signal is selected depending on the group the signals belong to. The method is applied to a boost and a buck converter in fixed-point. Finally, several rules are given to calculate the optimized WL in the signals of a power converter.

[1]  Mehdi Farasat,et al.  Model predictive current control of surface-mounted permanent magnet synchronous motor with low torque and current ripple , 2017 .

[2]  Arne Hejde Nielsen,et al.  Hardware-in-the-loop tests on distance protection considering VSC fault-ride-through control strategies , 2018 .

[3]  Javier Garrido Salas,et al.  A Comparison of Simulation and Hardware-in-the- Loop Alternatives for Digital Control of Power Converters , 2012, IEEE Transactions on Industrial Informatics.

[4]  Wayne Luk,et al.  Ieee Transactions on Computer-aided Design of Integrated Circuits and Systems Accuracy Guaranteed Bit-width Optimization Abstract— We Present Minibit, an Automated Static Approach for Optimizing Bit-widths of Fixed-point Feedforward Designs with Guaranteed Accuracy. Methods to Minimize Both the In- , 2022 .

[5]  S. Ghosh,et al.  Modeling and simulation of mixed-signal electronic designs - Enabling analog and discrete subsystems to be represented uniformly within a single framework , 2006, IEEE Circuits and Devices Magazine.

[6]  Alice C. Parker,et al.  Accuracy sensitive word-length selection for algorithm optimization , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[7]  Wayne Luk,et al.  Unifying bit-width optimisation for fixed-point and floating-point designs , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[8]  B. Liu,et al.  Effect of finite word length on the accuracy of digital filters--a review , 1971 .

[9]  Luis Angel Barragan,et al.  Word Length Selection Method for Controller Implementation on FPGAs Using the VHDL-2008 Fixed-Point and Floating-Point Packages , 2010, EURASIP J. Embed. Syst..

[10]  Seehyun Kim,et al.  Fixed-point optimization utility for C and C++ based digital signal processing programs , 1998 .

[11]  Josep M. Guerrero,et al.  Power System Real-Time Emulation: A Practical Virtual Instrumentation to Complete Electric Power System Modeling , 2019, IEEE Transactions on Industrial Informatics.

[12]  François Pêcheux,et al.  VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Wonyong Sung,et al.  Combined word-length optimization and high-level synthesis ofdigital signal processing systems , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Elias Todorovich,et al.  Resolution Analysis of Switching Converter Models for Hardware-in-the-Loop , 2014, IEEE Transactions on Industrial Informatics.

[15]  Franck Gechter,et al.  A new approach for FPGA-based real-time simulation of power electronic system with no simulation latency in subsystem partitioning , 2018 .

[16]  Seddik Bacha,et al.  Hardware-in-the-loop simulation applied to protection devices testing , 2014 .

[17]  W. P. Burleson,et al.  Search-based wordlength optimization for VLSI/DSP synthesis , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[18]  Angel de Castro,et al.  Exploring the Limits of Floating-Point Resolution for Hardware-In-the-Loop Implemented with FPGAs , 2018 .

[19]  Javier Garrido,et al.  Parametrizable Fixed-Point Arithmetic for HIL With Small Simulation Steps , 2019, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[20]  Leland B. Jackson,et al.  On the interaction of roundoff noise and dynamic range in digital filters , 1970, Bell Syst. Tech. J..

[21]  Marina Yushkova,et al.  A Comparison of Filtering Approaches Using Low-Speed DACs for Hardware-in-the-Loop Implemented in FPGAs , 2019 .

[22]  Zhenyu Liu,et al.  High-Performance FPGA-Based CNN Accelerator With Block-Floating-Point Arithmetic , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Wonyong Sung,et al.  Simulation-based word-length optimization method for fixed-point digital signal processing systems , 1995, IEEE Trans. Signal Process..

[24]  R. Iravani,et al.  FPGA Implementation of the Power Electronic Converter Model for Real-Time Simulation of Electromagnetic Transients , 2010, IEEE Transactions on Power Delivery.

[25]  Jian Tang,et al.  Engineering modelling of wind turbine applied in real-time simulation with hardware-in-loop and optimising control , 2018 .

[26]  Shahram Karimi,et al.  An HIL-Based Reconfigurable Platform for Design, Implementation, and Verification of Electrical System Digital Controllers , 2010, IEEE Transactions on Industrial Electronics.

[27]  Venkata Dinavahi,et al.  Hardware-in-the-Loop Emulation of Linear Induction Motor Drive for MagLev Application , 2016, IEEE Transactions on Plasma Science.

[28]  Josep M. Guerrero,et al.  Real-time simulator and offline/online closed-loop test bed for power system modeling and development , 2020 .

[29]  Zechang Sun,et al.  Cell-BMS validation with a hardware-in-the-loop simulation of lithium-ion battery cells for electric vehicles , 2013 .

[30]  Patrick Schaumont,et al.  A methodology and design environment for DSP ASIC fixed point refinement , 1999, DATE '99.

[31]  V. Dinavahi,et al.  Real-Time Digital Hardware Simulation of Power Electronics and Drives , 2007, 2007 IEEE Power Engineering Society General Meeting.

[32]  Heinrich Meyr,et al.  FRIDGE: a fixed-point design and simulation environment , 1998, Proceedings Design, Automation and Test in Europe.

[33]  Ó Lucía,et al.  Real-Time FPGA-Based Hardware-in-the-Loop Simulation Test Bench Applied to Multiple-Output Power Converters , 2011, IEEE Transactions on Industry Applications.

[34]  Surya Santoso,et al.  Adaptive backstepping approach for dc-side controllers of Z -source inverters in grid-tied PV system applications , 2018 .

[35]  Osama A. Mohammed,et al.  A Hardware-in-the-Loop Realization of Speed Sensorless Control of PMa-SynRM With Steady-State and Transient Performances Enhancement , 2019, IEEE Transactions on Industry Applications.

[36]  Javier Garrido,et al.  Analysis of Resolution in Feedback Signals for Hardware-in-the-Loop Models of Power Converters , 2019 .

[37]  Wonyong Sung,et al.  Word-length determination and scaling software for a signal flow block diagram , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[38]  Kenichiro Saito,et al.  A Power Hardware-in-the-Loop (P-HIL) Test Bench Using Two Modular Multilevel DSCC Converters for a Synchronous Motor Drive , 2018, IEEE Transactions on Industry Applications.

[39]  Yvon Savaria,et al.  An automatic word length determination method , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[40]  Yvon Savaria,et al.  A comparison of automatic word length optimization procedures , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[41]  Jean Pierre David,et al.  An Evaluation of a High-Level Synthesis Approach to the FPGA-Based Submicrosecond Real-Time Simulation of Power Converters , 2018, IEEE Transactions on Industrial Electronics.