Statistical Aspects of Modern IC Designs

Increasing circuit complexity and die area with at the same time decreasing device dimensions render traditional approaches to IC design inadequate. The result is serious risk of suboptimal designs and thus poor performance and/or poor manufacturing yield. New tools are necessary to capture the effects of statistical variability of devices and interconnects on circuit performance. No longer can circuit design be carried out independently of the process design as interactions between the two cannot be neglected. This means redefining the conventional Mead-Conway design style which has served the industry so well in the past. A new design-manufacturing interface is described and a few challenges and solutions are shown.

[1]  Jonathan Richard Shewchuk,et al.  Triangle: Engineering a 2D Quality Mesh Generator and Delaunay Triangulator , 1996, WACG.

[2]  Costas J. Spanos,et al.  Use of short-loop electrical measurements for yield improvement , 1995 .

[3]  L. Milor,et al.  Logic product speed evaluation and forecasting during the early phases of process technology development using ring oscillator data , 1997, 1997 2nd International Workshop on Statistical Metrology.

[4]  S.L. Sundaram,et al.  Reducing fabrication variability in analog IC technology by the statistical error propagation method using simple test structures , 1990, International Conference on Microelectronic Test Structures.

[5]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[6]  Thomas Waas,et al.  AFFCCA: a tool for critical area analysis with circular defects and lithography deformed layout , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.

[7]  Andrzej J. Strojwas,et al.  Fabrication based statistical design of monolithic IC's , 1981 .

[8]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[9]  V. Axelrad,et al.  Elimination of meshing noise in statistical TCAD , 1997, 1997 2nd International Workshop on Statistical Metrology.

[10]  Ping Yang,et al.  An Integrated and Efficient Approach for MOS VLSI Statistical Circuit Design , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  李幼升,et al.  Ph , 1989 .

[12]  T. W. Anderson.  ASYMPTOTIC THEORY FOR PRINCIPAL COMPONENT ANALYSIS , 1963 .

[13]  W. Yu,et al.  Development of optimum annular illumination: a lithography-TCAD approach , 1997, 1997 2nd International Workshop on Statistical Metrology.

[14]  Duane S. Boning,et al.  Simulating the impact of poly-CD wafer-level and die-level variation on circuit performance , 1997, 1997 2nd International Workshop on Statistical Metrology.

[15]  J. K. Kibarian,et al.  Analysis Of The Controllability Of A Sub-Micron CMOS Process Using TCAD , 1994, International Symposium on Semiconductor Manufacturing, Extended Abstracts of ISSM.

[16]  Duane S. Boning,et al.  Using a statistical metrology framework to identify systematic and random sources of die- and wafer-level ILD thickness variation in CMP processes , 1995, Proceedings of International Electron Devices Meeting.

[17]  Costas J. Spanos,et al.  IC performance prediction from electrical test measurements , 1992, [1992 Proceedings] IEEE/SEMI International Semiconductor Manufacturing Science Symposium.