Multi-purpose digital test core utilizing programmable logic

A general-purpose, reconfigurable logic circuit, including an FPGA and a standard USB communications port, is introduced to implement many of the functions of traditional automated test equipment (ATE). An optional port to local memory is included for applications requiring extensive test vector storage. The test core provides a substantial number of programmable I/Os for testing other circuits. It may be used either to enhance the capabilities of ATE or to provide autonomous testing within large systems or arrays of components. Based upon limitations of current BIST and ATE, the need for the digital test core is described. The test core concept is introduced, and a specific circuit design is presented. This design is first evaluated independently and is then embedded into two example applications, including: (1) a high speed transmitter/receiver, and (2) a continuity checker for high-density flip-chips.

[1]  Thomas M. Storey,et al.  A test methodology for VLSI chips on silicon , 1993, Proceedings of IEEE International Test Conference - (ITC).

[2]  David C. Keezer,et al.  Improved sensitivity for parallel test of substrate interconnections , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Q. Zhou,et al.  Terabit-per-second automated digital testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[4]  Alan G. Klopfenstein.  Microelectronics Packaging Handbook , 1997, Springer US.

[5]  Joel A. Jorgenson,et al.  Analyzing the design-for-test techniques in a multiple substrate MCM , 1994, Proceedings of IEEE VLSI Test Symposium.

[6]  E. J. Rymaszewski,et al.  Microelectronics Packaging Handbook , 1988 .

[7]  David C. Keezer,et al.  Low cost ATE pin electronics for multigigabit-per-second at-speed test , 1997, Proceedings International Test Conference 1997.

[8]  Q. Zhou,et al.  Test support processors for enhanced testability of high performance circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[9]  Ulrich Baur,et al.  Delay test of chip I/Os using LSSD boundary scan , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[10]  Jerry Katz.  High speed testing-have the laws of physics finally caught up with us? , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).