Capacitor-less A-RAM SOI memory: Principles, scaling and expected performance

Abstract Based on numerical TCAD simulations, the novel capacitor-less A-RAM memory cell is detailed in terms of electrostatic effects, transient operation and retention time. The particular double-body device architecture on SOI is beneficial for better scalability than conventional 1T-DRAMs. Its dual body partitioning suppresses the supercoupling effect in SOI; the two types of carriers can coexist inside ultrathin fully depleted transistors. Electrons and holes are accommodated in different bodies, separated by an insulator layer, but remain electrostatically coupled. A-RAM features easy discrimination of ‘0’ and ‘1’ states, simple control waveforms and very promising performance.

[1]  T. Tanaka,et al.  A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory , 2006, IEEE Transactions on Electron Devices.

[2]  Gerard Ghibaudo,et al.  Analytical models of subthreshold swing and threshold voltage for thin- and ultra-thin-film SOI MOSFETs , 1990 .

[3]  M. Jurczak,et al.  Silicon-on-Nothing (SON)-an innovative process for advanced CMOS , 2000 .

[4]  S. Cristoloveanu,et al.  Evidence for mobility enhancement in double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors , 2007 .

[5]  Chenming Hu,et al.  A capacitorless double-gate DRAM cell , 2002, IEEE Electron Device Letters.

[6]  Denis Flandre,et al.  Innovating SOI memory devices based on floating-body effects , 2007 .

[7]  Tsu-Jae King,et al.  A capacitorless double gate DRAM technology for sub-100-nm embedded and stand-alone memory applications , 2003 .

[8]  Sorin Cristoloveanu,et al.  Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects , 2007 .

[9]  T. Ernst,et al.  Scalability of MSD memory effect , 2009, 2009 10th International Conference on Ultimate Integration of Silicon.

[10]  T. Tanaka,et al.  A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory , 2003, IEEE International Electron Devices Meeting 2003.

[11]  S. Cristoloveanu,et al.  A-RAM Memory Cell: Concept and Operation , 2010, IEEE Electron Device Letters.

[12]  M. J. Kumar,et al.  Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review , 2004, IEEE Transactions on Device and Materials Reliability.

[13]  Sung I. Hong,et al.  55 nm capacitor-less 1T DRAM cell transistor with non-overlap structure , 2008, 2008 IEEE International Electron Devices Meeting.

[14]  T. Skotnicki,et al.  A capacitor-less DRAM cell on 75nm gate length, 16nm thin fully depleted SOI device for high density embedded memories , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[15]  Mansun Chan,et al.  Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs , 2007, IEEE Transactions on Electron Devices.

[16]  Sorin Cristoloveanu,et al.  Why the Universal Mobility Is Not , 2010, IEEE Transactions on Electron Devices.

[17]  Chenming Hu,et al.  A capacitorless DRAM cell on SOI substrate , 1993, Proceedings of IEEE International Electron Devices Meeting.

[18]  G. Celler.  Laser crystallization of thin Si films on amorphous insulating substrates , 1983 .

[19]  S. Okhonin,et al.  New Generation of Z-RAM , 2007, 2007 IEEE International Electron Devices Meeting.

[20]  F. Balestra,et al.  Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.

[21]  P. Kapur,et al.  A Nanoscale Vertical Double-Gate Single-Transistor Capacitorless DRAM , 2008, IEEE Electron Device Letters.

[22]  G.W. Neudeck.  Three-dimensional CMOS integration , 1990, IEEE Circuits and Devices Magazine.

[23]  Kinam Kim.  Perspectives on giga-bit scaled DRAM technology generation , 2000 .

[24]  H. Sunami,et al.  A corrugated capacitor cell (CCC) , 1984, IEEE Transactions on Electron Devices.

[25]  Jean-Michel Sallese,et al.  A SOI capacitor-less 1T-DRAM concept , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).