A high-resolution time interval measurement chip in underground positioning system

This paper presents a time interval measurement method in the underground personnel positioning system. The underground mine orientation system uses a sensor network underground to collect personal position information and adopts TDOA (Time Difference of Arrival) algorithm to acquire distance and position information from time interval data. Time measurement is integrated into the sensor to implement the function of getting time information. Delay line interpolation method is used to realize time interval measurement which can meet the need of high accuracy as well as large ranging scale. On-chip full custom implementation is realized in 0.18μm CMOS process using 128 stages of delay cells. The signal path circuit is designed strictly in balance in order to ensure the pulse signal arrives at each register cell at the same time. The simulation accuracy of single delay cell is 67ps and the actual maximum measurement error is approximately 1ns. The results show that the underground positioning accuracy shall be further improved using delay line interpolation.

[1]  J. Kalisz,et al.  Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution , 1997 .

[2]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[3]  Bashir M. Al-Hashimi,et al.  On-Chip Time Measurement Architecture with Femtosecond Timing Resolution , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[4]  A. Moschitta,et al.  A survey on time interval measurement techniques and testing methods , 2010, 2010 IEEE Instrumentation & Measurement Technology Conference Proceedings.

[5]  Tae-Kyung Sung,et al.  Comparisons of error characteristics between TOA and TDOA positioning , 2002 .

[6]  Poras T. Balsara,et al.  A wide-range, high-resolution, compact, CMOS time to digital converter , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[7]  Robert B. Staszewski,et al.  Quantization noise improvement of Time to Digital converter (TDC) for ADPLL , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[8]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Wang Bo,et al.  Object position tracking based on e-map and RFID in coal mine , 2009, 2009 4th IEEE Conference on Industrial Electronics and Applications.