An ECG-SoC with 535nW/channel lossless data compression for wearable sensors

This paper presents a low power ECG recording Sys-tem-on-Chip (SoC) with on-chip low complexity lossless ECG compression for data reduction in wireless/ambulatory ECG sensor devices. The proposed algorithm uses a linear slope predictor to estimate the ECG samples, and uses a novel low complexity dynamic coding-packaging scheme to frame the resulting estimation error into fixed-length 16-bit format. The proposed technique achieves an average compression ratio of 2.25× on MIT/BIH ECG database. Implemented in 0.35 μm process, the compressor uses 0.565 K gates/channel occupying 0.4 mm2 for 4-channel, and consumes 535 nW/channel at 2.4V for ECG sampled at 512 Hz. Small size and ultra-low power consumption makes the proposed technique suitable for wearable ECG sensor application.

[1]  W. Bishop,et al.  FPGA-Based Lossless Data Compression using Huffman and LZ77 Algorithms , 2007, 2007 Canadian Conference on Electrical and Computer Engineering.

[2]  Refet Firat Yazicioglu,et al.  A 30 $\mu$ W Analog Signal Processor ASIC for Portable Biopotential Signal Monitoring , 2011, IEEE Journal of Solid-State Circuits.

[3]  Nur A. Touba,et al.  An efficient test vector compression scheme using selective Huffman coding , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Ju Wang,et al.  VLSI implementation of low-power cost-efficient lossless ECG encoder design for wireless healthcare monitoring application , 2013 .

[5]  Ericson Chua,et al.  Mixed bio-signal lossless data compressor for portable brain-heart monitoring systems , 2011, IEEE Transactions on Consumer Electronics.

[6]  Yong Lian,et al.  An ECG-on-Chip for Wearable Cardiac Monitoring Devices , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[7]  Yong Lian,et al.  A 1-V 450-nW Fully Integrated Programmable Biomedical Sensor Interface Chip , 2009, IEEE Journal of Solid-State Circuits.