IRD Digital Background Calibration of SAR ADC With Coarse Reference ADC Acceleration

A coarse analog-to-digital converter (ADC) is used as the reference path to resolve the input interference problem in correlation-based background calibration of multistep ADCs. A 16-bit successive-approximation-register (SAR) ADC employing a subbinary architecture is calibrated with an 8-bit reference path, achieving a nearly 20 × reduction in convergence time and greatly improved steady-state linearity performance in simulation. The SAR ADC bit-weight calibration is based on the principle of internal redundancy dithering (IRD), a technique in which the bit decision thresholds are dithered by a pseudorandom bit sequence (PRBS) within the redundancy region. Aided by the coarse reference ADC, behavioral simulation shows that 89-dB signal-to-noise plus distortion ratio and the 115-dB spurious-free dynamic range (SFDR) are achievable with the proposed calibration for a SAR ADC with 1% digital-to-analog converter mismatch errors.

[1]  Ian Galton.  Digital cancellation of D/A converter noise in pipelined A/D converters , 2000 .

[2]  Un-Ku Moon,et al.  "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC , 2006, IEEE Journal of Solid-State Circuits.

[3]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[4]  F. Kuttner.  A 1.2V 10b 20MS/S Non-Binary Successive Approximation ADC in 0.13μm CMOS , 2002 .

[5]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[6]  Eitake Ibaragi,et al.  A 14b 80MS/s SAR ADC with 73.6dB SNDR in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  Borivoje Nikolic,et al.  Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  B. Larivee,et al.  A split-ADC architecture for deterministic digital background calibration of a 16b 1 MS/s ADC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[9]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[10]  Wenbo Liu,et al.  A 12b 22.5/45MS/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[11]  Z. Boyacigiller,et al.  An error-correcting 14b/20µs CMOS A/D converter , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  Wenbo Liu,et al.  A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration , 2011, IEEE Journal of Solid-State Circuits.

[13]  Michael C. W. Coln,et al.  All-Digital Background Calibration of a Successive Approximation ADC Using the “Split ADC” Architecture , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Bang-Sup Song,et al.  A 15-bit Linear 20-MS/s Pipelined ADC Digitally Calibrated With Signal-Dependent Dithering , 2008, IEEE Journal of Solid-State Circuits.

[15]  Wenbo Liu,et al.  A 12-bit 50-MS/s 3.3-mW SAR ADC with background digital calibration , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.