Data processing boards design for CBM experiment
暂无分享,去创建一个
[1] Frank Lemke,et al. A Hierarchical Synchronized Data Acquisition Network for CBM , 2013, IEEE Transactions on Nuclear Science.
[2] C. Paillard,et al. The GBT-SerDes ASIC prototype , 2010 .
[3] M. Ciobanu,et al. The CBM time-of-flight wall , 2012 .
[4] Ralf Rapp,et al. The CBM physics book : Compressed baryonic matter in laboratory experiments , 2011 .
[5] Saikat Biswas,et al. Development of a GEM based detector for the CBM Muon Chamber (MUCH) , 2013, 1310.0642.
[6] Vic Grout,et al. Open borders for system-on-a-chip buses: A wire format for connecting large physics controls , 2012 .
[7] Volker Lindenstruth,et al. A First-level Event Selector for the CBM Experiment at FAIR , 2011 .
[8] D. Gigi,et al. 10 Gbps TCP/IP streams from the FPGA for the CMS DAQ eventbuilder network , 2013 .
[9] David Slogsnat,et al. A Unified DAQ Interconnection Network With Precise Time Synchronization , 2010, IEEE Transactions on Nuclear Science.
[10] Andreas Arend,et al. Status and first Results of the CBM TRD Prototype Development , 2013 .
[11] C. Paillard,et al. The GBT Project , 2009 .
[12] Ulrich Frankenfeld,et al. [GSI Report 2013-4] Technical Design Report for the CBM Silicon Tracking System (STS) , 2013 .
[13] Peter Fischer,et al. SPADIC — A self-triggered pulse amplification and digitization ASIC , 2010, IEEE Nuclear Science Symposuim & Medical Imaging Conference.
[14] Udo Wolfgang Kebschull,et al. Beamtest results of the CBM-TRD feature extraction using SPADIC v1.0 , 2013 .
[15] G. Ososkov,et al. Ring recognition and electron identification in the RICH detector of the CBM experiment at FAIR , 2010 .
[16] M. Kreider,et al. ETHERBONE - A NETWORK LAYER FOR THE WISHBONE SoC BUS , 2011 .
[17] Frank Ludwig,et al. NOVEL CRATE STANDARD MTCA.4 FOR INDUSTRY AND RESEARCH , 2013 .
[18] Csaba Soos,et al. Implementing the GBT data transmission protocol in FPGAs , 2009 .
[19] Robert Szczygiel,et al. Interface and protocol development for STS read-out ASIC in the CBM experiment at FAIR , 2014, Other Conferences.
[20] Wojciech M. Zabołotny. Dual port memory based Heapsort implementation for FPGA , 2011, Symposium on Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments (WILGA).
[21] Federico Alessio,et al. A new readout control system for the LHCb upgrade at CERN , 2012, 2012 18th IEEE-NPSS Real Time Conference.
[22] Wojciech M. Zabołotny,et al. Optimized ethernet transmission of acquired data from FPGA to embedded system , 2013, Other Conferences.