论文信息 - Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration

Improving the Robustness of a Softcore Processor against SEUs by Using TMR and Partial Reconfiguration

SRAM-based field programmable gate arrays (FPGAs) are vulnerable to a single event upset (SEU), which is induced by radiation effect. This paper presents a technique for ensuring reliable softcore processor implementation on SRAM-based FPGAs. Although an FPGA is susceptible to SEUs, these faults can be corrected as a result of its reconfigurability. We propose techniques for SEU mitigation and recovery of a softcore processor using triple modular redundancy (TMR) and partial reconfiguration (PR) with state synchronization. By carrying out an experiment, we confirm that a faulty softcore processor can be recovered and synchronized with other softcore processors. The proposed technique requires 4.315 times the resource usage and 62.491% of the operating frequency of the base processor. However, the proposed recovery process only takes 6 μs under TMR and PR. As a result of reliability estimation, the proposed system achieved about 2.713 times longer MTBF comparing with the previous system.

[1] A. Lesea,et al. Effectiveness of Internal Versus External SEU Scrubbing Mitigation Strategies in a Xilinx FPGA: Design, Test, and Analysis , 2008, IEEE Transactions on Nuclear Science.

[2] Mehdi Baradaran Tahoori,et al. Soft error rate estimation and mitigation for SRAM-based FPGAs , 2005, FPGA '05.

[3] Austin Lesea,et al. Continuing Experiments of Atmospheric Neutron Effects on Deep Submicron Integrated Circuits , 2008 .

[4] Fernanda Gusmão de Lima Kastensmidt,et al. Synchronizing triple modular redundant designs in dynamic partial reconfiguration applications , 2008, SBCCI '08.

[5] Luigi Carro,et al. Fault-Tolerance Techniques for SRAM-Based FPGAs , 2006 .

[6] Neil W. Bergmann,et al. Implementation of a triple modular redundant FPGA based safety critical system for reliable software execution , 2007 .

[7] Marco D. Santambrogio,et al. TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[8] Tomoyuki Ishida,et al. A novel states recovery technique for the TMR softcore processor , 2009, 2009 International Conference on Field Programmable Logic and Applications.