A Variation-Aware Robust Gated Flip-Flop for Power-Constrained FSM Application

Advancement in technology towards mobile computing and communication demands longer battery life, which mandates the low power design methodologies. In this paper, we have presented a novel low-pow...

[1]  Luca Benini,et al.  Transformation and synthesis of FSMs for low-power gated-clock implementation , 1995, ISLPED '95.

[2]  Antonio G. M. Strollo,et al.  Low-power flip-flops with reliable clock gating , 2001 .

[3]  Yin-Tsung Hwang,et al.  Single-ended structure sense-amplifier-based flip-flop for low-power systems , 2015 .

[4]  Alak Majumder,et al.  Current Profile Generated by Gating Logic Reduces Power Supply Noise of Integrated CPU Chip , 2017, 2017 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS).

[5]  Jin-Fa Lin.  Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Alak Majumder,et al.  LECTOR Based Gated Clock Approach to Design Low Power FSM for Serial Adder , 2016, 2016 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS).

[7]  Vojin G. Oklobdzija,et al.  Conditional techniques for low power consumption flip-flops , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[8]  Alak Majumder,et al.  A Novel Gating Approach to Alleviate Power and Ground Noise in Silicon Chips , 2018, J. Circuits Syst. Comput..

[9]  Alak Majumder,et al.  A 90 nm leakage control transistor based clock gating for low power flip flop applications , 2016, 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS).

[10]  Luca Benini,et al.  Saving power by synthesizing gated clocks for sequential circuits , 1994, IEEE Design & Test of Computers.

[11]  N. Ranganathan,et al.  LECTOR: a technique for leakage reduction in CMOS circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Hiroaki Suzuki,et al.  A fully static topologically-compressed 21-transistor flip-flop with 75% power saving , 2014, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[13]  S. S. Salankar,et al.  Clock gating — A power optimizing technique for VLSI circuits , 2011, 2011 Annual IEEE India Conference.

[14]  Chen Chen,et al.  Ultra low overhead error mask flip-flop in near threshold voltage processor design , 2016 .

[15]  Christer Svensson,et al.  A true single-phase-clock dynamic CMOS circuit technique , 1987 .

[16]  Tolga Yalçin,et al.  Design of a fully-static differential low-power CMOS flip-flop , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[17]  Alak Majumder,et al.  Power and energy efficient logic design using stacking effect of transistors , 2016, 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT).

[18]  J.G. Delgado-Frias,et al.  An Energy-Efficient Differential Flip-Flop for Deeply Pipelined Systems , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[19]  Liang Geng,et al.  Design of flip-flops with clock-gating and pull-up control scheme for power-constrained and speed-insensitive applications , 2016, IET Comput. Digit. Tech..

[20]  Davide De Caro,et al.  New clock-gating techniques for low-power flip-flops , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[21]  Mohsen Saneei,et al.  Low-power pulsed hybrid flip-flop based on a C-element , 2014 .