Estimation of maximum currents in MOS IC logic circuits
暂无分享,去创建一个
[1] Akhilesh Tyagi. Hercules: A Power Analyzer for MOS VLSI Circuits , 1987 .
[2] S. Chowdhury,et al. Minimal area sizing of power and ground nets for VLSI circuits , 1986 .
[3] J. Black. Electromigration failure modes in aluminum metallization for semiconductor devices , 1969 .
[4] F. d'Heurle. Electromigration and failure in electronics: An introduction , 1971 .
[5] Ibrahim N. Hajj,et al. CREST-a current estimator for CMOS circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[6] John K. Ousterhout. Switch-Level Delay Models for Digital MOS VLSI , 1984, 21st Design Automation Conference Proceedings.
[7] S. Chowdhury. Optimum Design of Reliable IC Power Networks Having General Graph Topologies , 1989, 26th ACM/IEEE Design Automation Conference.
[8] W. S. Song,et al. Power distribution techniques for VLSI circuits , 1986 .
[9] Ping Yang,et al. Pattern-independent current estimation for reliability analysis of CMOS circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..