Network-on-Chip Security and Trust Verification

[1]  Prabhat Mishra,et al.  Automated Test Generation for Activation of Assertions in RTL Models , 2020, 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC).

[2]  Prabhat Mishra,et al.  Scalable Concolic Testing of RTL Models , 2020 .

[3]  Swarup Bhunia,et al.  Scalable Test Generation for Trojan Detection Using Side Channel Analysis , 2018, IEEE Transactions on Information Forensics and Security.

[4]  Prabhat Mishra,et al.  Reconfigurable Network-on-Chip Security Architecture , 2020, ACM Trans. Design Autom. Electr. Syst..

[5]  Prabhat Mishra,et al.  Automated Debugging of Arithmetic Circuits Using Incremental Gröbner Basis Reduction , 2017, 2017 IEEE International Conference on Computer Design (ICCD).

[6]  Prabhat Mishra,et al.  Efficient Test Generation for Trojan Detection using Side Channel Analysis , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  P. Mishra,et al.  DyPO , 2017 .

[8]  Prabhat Mishra,et al.  FSM Anomaly Detection Using Formal Analysis , 2017, 2017 IEEE International Conference on Computer Design (ICCD).

[9]  Ümit Y. Ogras,et al.  Exploration of Memory and Cluster Modes in Directory-Based Many-Core CMPs , 2018, 2018 Twelfth IEEE/ACM International Symposium on Networks-on-Chip (NOCS).

[10]  Ümit Y. Ogras,et al.  DyPO , 2017, ACM Trans. Embed. Comput. Syst..

[11]  Prabhat Mishra,et al.  Scalable Activation of Rare Triggers in Hardware Trojans by Repeated Maximal Clique Sampling , 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Prabhat Mishra,et al.  Automated Test Generation for Hardware Trojan Detection using Reinforcement Learning , 2021, 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC).

[13]  Prabhat Mishra,et al.  Cache Reconfiguration Using Machine Learning for Vulnerability-aware Energy Optimization , 2019, ACM Trans. Embed. Comput. Syst..

[14]  Valeria Bertacco,et al.  Functional correctness for CMP interconnects , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[15]  Sanghamitra Roy,et al.  Fort-NoCs: Mitigating the threat of a compromised NoC , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[16]  Sandip Ray,et al.  Post-Silicon Validation in the SoC Era: A Tutorial Introduction , 2017, IEEE Design & Test.

[17]  Martha Johanna Sepúlveda,et al.  Towards Protected MPSoC Communication for Information Protection against a Malicious NoC , 2017, ICCS.

[18]  Prabhat Mishra,et al.  Automated Activation of Multiple Targets in RTL Models using Concolic Testing , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[19]  Prabhat Mishra,et al.  Real-Time Detection and Localization of Distributed DoS Attacks in NoC-Based SoCs , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Zeljko Zilic,et al.  Incorporating efficient assertion checkers into hardware emulation , 2005, 2005 International Conference on Computer Design.

[21]  Virendra Singh,et al.  Post-Silicon Gate-Level Error Localization With Effective and Combined Trace Signal Selection , 2020, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Sandeep K. Shukla,et al.  Editorial: Distributed Public Ledgers and Block Chains - What Good Are They for Embedded Systems? , 2016, ACM Trans. Embed. Comput. Syst..

[23]  Swarup Bhunia,et al.  The Hardware Trojan War , 2018 .

[24]  Subodha Charles,et al.  Lightweight and Trust-Aware Routing in NoC-Based SoCs , 2020, 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[25]  Mingsong Chen,et al.  System-Level Validation: High-Level Modeling and Directed Test Generation Techniques , 2012 .

[26]  Prabhat Mishra,et al.  Directed Test Generation for Validation of Cache Coherence Protocols , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Sidhartha Sankar Rout,et al.  Efficient Router Architecture for Trace Reduction During NoC Post-Silicon Validation , 2019, 2019 32nd IEEE International System-on-Chip Conference (SOCC).

[28]  Prabhat Mishra,et al.  Automated Test Generation for Debugging Multiple Bugs in Arithmetic Circuits , 2019, IEEE Transactions on Computers.

[29]  Prabhat Mishra,et al.  Automated Test Generation for Trojan Detection using Delay-based Side Channel Analysis , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[30]  Prabhat Mishra,et al.  Test Generation using Reinforcement Learning for Delay-based Side-Channel Analysis , 2020, 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD).

[31]  Prabhat Mishra,et al.  Lightweight Anonymous Routing in NoC based SoCs , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[32]  Prabhat Mishra,et al.  A Survey of Side-Channel Attacks on Caches and Countermeasures , 2017, Journal of Hardware and Systems Security.

[33]  Khaled Mohamed,et al.  System Verilog Assertions Synthesis Based Compiler , 2016, 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV).

[34]  Sidhartha Sankar Rout,et al.  Efficient Post-Silicon Validation of Network-on-Chip Using Wireless Links , 2019, 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID).

[35]  Maurizio Palesi,et al.  ProNoC: A low latency network-on-chip based many-core system-on-chip prototyping platform , 2017, Microprocess. Microsystems.

[36]  Ümit Y. Ogras,et al.  Efficient Cache Reconfiguration Using Machine Learning in NoC-Based Many-Core CMPs , 2019, ACM Trans. Design Autom. Electr. Syst..

[37]  Prabhat Mishra,et al.  Trojan localization using symbolic algebra , 2019, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[38]  Matthias Sauer,et al.  Towards the formal verification of security properties of a Network-on-Chip router , 2018, 2018 IEEE 23rd European Test Symposium (ETS).

[39]  Daniel Kroening,et al.  Hardware Verification Using Software Analyzers , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[40]  Prabhat Mishra,et al.  Scalable Hardware Trojan Activation by Interleaving Concrete Simulation and Symbolic Execution , 2018, 2018 IEEE International Test Conference (ITC).

[41]  Prabhat Mishra,et al.  System-on-Chip Security Assertions , 2020, ArXiv.

[42]  Prabhat Mishra,et al.  Automated Trigger Activation by Repeated Maximal Clique Sampling , 2020, 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC).

[43]  Sidhartha Sankar Rout,et al.  Reutilization of Trace Buffers for Performance Enhancement of NoC based MPSoCs , 2020, 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC).

[44]  S. K. Nandy,et al.  Router Attack toward NoC-enabled MPSoC and Monitoring Countermeasures against such Threat , 2015, Circuits Syst. Signal Process..

[45]  Subodha Charles,et al.  Securing Network-on-Chip Using Incremental Cryptography , 2020, 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[46]  Ann Gordon-Ross,et al.  Dynamic Cache Reconfiguration for Soft Real-Time Systems , 2012, TECS.

[47]  Prabhat Mishra,et al.  Real-time Detection and Localization of DoS Attacks in NoC based SoCs , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[48]  Swarup Bhunia,et al.  Hardware IP Security and Trust , 2017 .

[49]  Valeria Bertacco,et al.  ForEVeR: A complementary formal and runtime verification approach to correct NoC functionality , 2014, ACM Trans. Embed. Comput. Syst..

[50]  Prabhat Mishra,et al.  Directed test generation using concolic testing on RTL models , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[51]  Farimah Farahmandi,et al.  System-on-Chip Security: Validation and Verification , 2019 .

[52]  Prabhat Mishra,et al.  Proactive Thermal Management using Memory-based Computing in Multicore Architectures , 2018, 2018 Ninth International Green and Sustainable Computing Conference (IGSC).

[53]  Harry D. Foster,et al.  Assertion-Based Design , 2010 .

[54]  David Tcheng,et al.  GoldMine: Automatic assertion generation using data mining and static analysis , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[55]  K SudeendraKumar,et al.  Run Time Mitigation of Performance Degradation Hardware Trojan Attacks in Network on Chip , 2018, 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[56]  Prabhat Mishra,et al.  Vulnerability-Aware Energy Optimization for Reconfigurable Caches in Multitasking Systems , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[57]  Jürgen Teich,et al.  Compilation of Dataflow Applications for Multi-Cores using Adaptive Multi-Objective Optimization , 2019, ACM Trans. Design Autom. Electr. Syst..

[58]  Hui Guo,et al.  EETD: An Energy Efficient Design for Runtime Hardware Trojan Detection in Untrusted Network-on-Chip , 2018, 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[59]  Swarup Bhunia,et al.  MERS: Statistical Test Generation for Side-Channel Analysis based Trojan Detection , 2016, CCS.