Pseudoexhaustive memory testing based on March A type march tests
暂无分享,去创建一个
[1] Xiaoqing Wen,et al. VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .
[2] Ireneusz Mrozek,et al. Multi-run Memory Tests for Pattern Sensitive Faults , 2018 .
[3] Ireneusz Mrozek,et al. Iterative Antirandom Testing , 2012, J. Electron. Test..
[4] Svetlana V. Yarmolik. Address Sequences and Backgrounds with Different Hamming Distances for Multiple Run March Tests , 2008, Int. J. Appl. Math. Comput. Sci..
[5] Svetlana V. Yarmolik,et al. Address sequences for march tests to detect pattern sensitive faults , 2006, Third IEEE International Workshop on Electronic Design, Test and Applications (DELTA'06).
[6] Ireneusz Mrozek,et al. Impact of the address changing on the detection of pattern sensitive faults , 2005, Information Processing and Security Systems.
[7] Ireneusz Mrozek,et al. Antirandom Test Vectors for BIST in Hardware/Software Systems , 2012, Fundam. Informaticae.
[8] Ashok Sharma. Semiconductor Memories Technology, Testing And Reliability , 2014 .
[9] A. J. van de Goor,et al. Testing Semiconductor Memories: Theory and Practice , 1998 .
[10] Xiaoqing Wen,et al. Design for Testability , 2006 .
[11] J. Otterstedt,et al. Integration of non-classical faults in standard March tests , 1998, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236).