Analysis on data retention time of nano-scale DRAM and its prediction by probing the tail cell leakage current

Characteristics of the data retention time (tRET) of nano-scale DRAM have been described. In addition, new approaches to enhance tRET and their properties have been analyzed. To optimize the process, we developed the tRET-modeling methodology, which has a good agreement with experimental data. The key feature of the methodology is an indirect probing of the tail leakage current by fitting the leakage model to reproduce the measured characteristics of the retention. The model shows the GIDL current is a major factor determining tRET of 80nm RCAT technology.

[1]  K. Yoshida,et al.  Control of trench sidewall stress in bias ECR-CVD oxide-filled STI for enhanced DRAM data retention time , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[2]  Shiro Kamohara,et al.  A new method for predicting distribution of DRAM retention time , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[3]  W. Kloosterman,et al.  A new analytical diode model including tunneling and avalanche breakdown , 1992 .

[4]  D. Kim,et al.  The breakthrough in data retention time of DRAM using Recess-Channel-Array Transistor(RCAT) for 88 nm feature size and beyond , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[5]  H. Oda,et al.  Leakage current observation on irregular local PN junctions forming the tail distribution of DRAM retention characteristics, with new test structure , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).