The accuracy of initial prediction in two-phase dynamic binary translators
暂无分享,去创建一个
Youfeng Wu | Jesse Fang | Mauricio Breternitz | Orna Etzion | Justin Quek | J. Fang | Youfeng Wu | M. Breternitz | Orna Etzion | Justin Quek
[1] Markus Mock,et al. The benefits and costs of DyC's run-time optimizations , 2000, TOPL.
[2] Richard E. Hank,et al. Region-based compilation: an introduction and motivation , 1995, MICRO 1995.
[3] Wei-Chung Hsu,et al. On the predictability of program behavior using different input data sets , 2002, Proceedings Sixth Annual Workshop on Interaction between Compilers and Computer Architectures.
[4] Vasanth Bala,et al. Transparent Dynamic Optimization , 1999 .
[5] Wen-mei W. Hwu,et al. Vacuum packing: extracting hardware-detected program phases for post-link optimization , 2002, MICRO.
[6] Michael D. Smith,et al. Improving the accuracy of static branch prediction using branch correlation , 1994, ASPLOS VI.
[7] Youfeng Wu,et al. Continuous trip count profiling for loop optimization in two-phase dynamic binary translators , 2004, Eighth Workshop on Interaction between Compilers and Computer Architectures, 2004. INTERACT-8 2004..
[8] Scott Mahlke,et al. Effective compiler support for predicated execution using the hyperblock , 1992, MICRO 1992.
[9] Michael A. Harrison,et al. Accurate static estimators for program optimization , 1994, PLDI '94.
[10] David W. Wall,et al. Predicting program behavior using real or estimated profiles , 2004, SIGP.
[11] Yun Wang,et al. IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems , 2003, MICRO.
[12] K. Ebcioglu,et al. Daisy: Dynamic Compilation For 10o?40 Architectural Compatibility , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[13] Yun Wang,et al. IA-32 execution layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium/spl reg/-based systems , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..
[14] Richard Johnson,et al. The Transmeta Code Morphing/spl trade/ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges , 2003, International Symposium on Code Generation and Optimization, 2003. CGO 2003..
[15] Brad Calder,et al. Phase tracking and prediction , 2003, ISCA '03.
[16] Richard Johnson,et al. The Transmeta Code Morphing#8482; Software: using speculation, recovery, and adaptive retranslation to address real-life challenges , 2003, CGO.
[17] Peter Feller,et al. Value Profiling for Instructions and Memory Locations , 1998 .
[18] Erik R. Altman,et al. Daisy: Dynamic Compilation For 10o?40 Architectural Compatibility , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.
[19] Wen-mei W. Hwu,et al. Trace Selection For Compiling Large C Application Programs To Microcode , 1988, [1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21.
[20] Michael Franz,et al. Continuous program optimization: A case study , 2003, TOPL.
[21] Wen-mei W. Hwu,et al. Vacuum packing: extracting hardware-detected program phases for post-link optimization , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..
[22] James R. Larus,et al. Static branch frequency and program profile analysis , 1994, MICRO 27.
[23] Scott A. Mahlke,et al. Using profile information to assist classic code optimizations , 1991, Softw. Pract. Exp..
[24] Michael D. Smith,et al. Overcoming the Challenges to Feedback-Directed Optimization , 2000, Dynamo.