An Optimized Multilevel Inverter Topology with Symmetrical and Asymmetrical DC Sources for Sustainable Energy Applications

This paper proposes an optimized Multi-Level Inverter (MLI) topology with symmetrical and asymmetrical DC sources for sustainable energy applications. The proposed MLI has optimized components to reduce size, cost, and installation area in comparison with traditional MLIs. It also improves output power quality by reducing harmonics in the stepped output, and hence it can be used for sustainable energy applications with a grid interface. The proposed inverter is equipped with six switching devices, one clamping diode, and two DC sources. It produces a five-level stepped output when using symmetrical DC sources and a seven-level stepped output when using asymmetrical DC sources. In this topology, the six switching devices are divided into two units, namely the level generator and the polarity generator units, the switches used in the level generator are responsible for producing the required number of levels in the form of rectified stepped output and the switches used in the polarity generator are responsible for converting the rectified stepped waveform to stepped AC output. The simulation results verify the operation of the MLI when fed with linear load with symmetrical and asymmetrical DC sources, and the experimental output results are presented for validation.

[1]  Xibo Yuan Derivation of Voltage Source Multilevel Converter Topologies , 2017, IEEE Transactions on Industrial Electronics.

[2]  Abdelouahed Mesbahi,et al.  Design and Test of a New Three-Phase Multilevel Inverter for PV System Applications , 2019 .

[3]  Ebrahim Babaei,et al.  A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches , 2015, IEEE Transactions on Industrial Electronics.

[4]  Kui Wang,et al.  A Hybrid Cascaded Multilevel Converter for Battery Energy Management Applied in Electric Vehicles , 2014, IEEE Transactions on Power Electronics.

[5]  Krishna Kumar Gupta,et al.  Multilevel Inverter Topologies With Reduced Device Count: A Review , 2016, IEEE Transactions on Power Electronics.

[6]  Anup Kumar Panda,et al.  A review on symmetric, asymmetric, hybrid and single DC sources based multilevel inverter topologies , 2017 .

[7]  Mehdi Ferdowsi,et al.  Active Capacitor Voltage Balancing in Single-Phase Flying-Capacitor Multilevel Power Converters , 2012, IEEE Transactions on Industrial Electronics.

[8]  Dong-Choon Lee,et al.  A Novel Six-Level Inverter Topology for Medium-Voltage Applications , 2016, IEEE Transactions on Industrial Electronics.

[9]  Usman Bashir Tayab,et al.  Modeling and Analysis of a Cascaded Battery-Boost Multilevel Inverter Using Different Switching Angle Arrangement Techniques , 2017 .

[10]  Ebrahim Babaei,et al.  Optimal Design of New Cascaded Switch-Ladder Multilevel Inverter Structure , 2017, IEEE Transactions on Industrial Electronics.

[11]  Hirofumi Akagi,et al.  Multilevel Converters: Fundamental Circuits and Systems , 2017, Proceedings of the IEEE.

[12]  Vijaya Kumar Mallapu,et al.  Analysis and implementation of impedance source based Switched Capacitor Multi-Level Inverter , 2018, Engineering Science and Technology, an International Journal.

[13]  Saad Mekhilef,et al.  Asymmetrical Multilevel Inverter Topology with Reduced Number of Components , 2018, 2018 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES).

[14]  Frede Blaabjerg,et al.  Voltage-sharing converter to supply single-phase asymmetrical four-level diode-clamped inverter with high power factor loads , 2010, IEEE Transactions on Power Electronics.

[15]  Xiangning He,et al.  Multilevel Circuit Topologies Based on the Switched-Capacitor Converter and Diode-Clamped Converter , 2011, IEEE Transactions on Power Electronics.

[16]  Natarajan Prabaharan,et al.  Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit , 2017 .

[17]  Ebrahim Babaei,et al.  Cascaded cross-switched multilevel inverter in symmetric and asymmetric conditions , 2013 .