Enhanced timing-based transition delay testing for small delay defects
暂无分享,去创建一个
[1] Alfred L. Crouch,et al. AC scan path selection for physical debugging , 2003, IEEE Design & Test of Computers.
[2] Ananta K. Majhi,et al. On hazard-free patterns for fine-delay fault testing , 2004 .
[3] Michael S. Hsiao,et al. ALAPTF: a new transition fault model and the ATPG algorithm , 2004, 2004 International Conferce on Test.
[4] Eric Lindbloom,et al. Transition Fault Simulation , 1987, IEEE Design & Test of Computers.
[5] Irith Pomeranz,et al. Design-for-Testability for Path Delay Faults in Large Combinational Circuits Using Test-Points , 1994, 31st Design Automation Conference.
[6] S. Sahni,et al. On path selection in combinational logic circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[7] W. Robert Daasch,et al. Obtaining high defect coverage for frequency-dependent defects in complex ASICs , 2003, IEEE Design & Test of Computers.
[8] Sudhakar M. Reddy,et al. On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[9] Gordon L. Smith,et al. Model for Delay Faults Based upon Paths , 1985, ITC.
[10] Janak H. Patel,et al. Segment delay faults: a new fault model , 1996, Proceedings of 14th VLSI Test Symposium.
[11] Kwang-Ting Cheng,et al. Path selection for delay testing of deep sub-micron devices using statistical performance sensitivity analysis , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[12] Haihua Yan,et al. Experiments in detecting delay faults using multiple higher frequency clocks and results from neighboring die , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[13] Jacob A. Abraham,et al. Tri-scan: a novel DFT technique for CMOS path delay fault testing , 2004, 2004 International Conferce on Test.