Parallel Encryted Array Multipliers
暂无分享,去创建一个
[1] Andrew D. Booth,et al. A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .
[2] O. L. Macsorley. High-Speed Arithmetic in Binary Computers , 1961, Proceedings of the IRE.
[3] Louis P. Rubinfield. A Proof of the Modified Booth's Algorithm for Multiplication , 1975, IEEE Transactions on Computers.
[4] William J. Kubitz,et al. A Compact High-Speed Parallel Multiplication Scheme , 1977, IEEE Transactions on Computers.
[5] Kai Hwang,et al. Computer arithmetic: Principles, architecture, and design , 1979 .
[6] Bruce A. Wooley,et al. A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.
[7] Stamatis Vassiliadis,et al. A General Proof for Overlapped Multiple-Bit Scanning Multiplications , 1989, IEEE Trans. Computers.
[8] R. De Mori,et al. A Parallel Structure for Signed-Number Multiplication and Addition , 1972, IEEE Transactions on Computers.
[9] Luigi Dadda. Composite Parallel Counters , 1980, IEEE Transactions on Computers.