Fabrication and validation of A2RAM memory cells on SOI and bulk substrates - Withdrawn
暂无分享，去创建一个
O. Faynot | F. Andrieu | S. Cristoloveanu | F. Gamiz | C. Navarro | N. Rodriguez | C. Marquez | O. Faynot | F. Andrieu | S. Cristoloveanu | F. Gámiz | N. Rodriguez | C. Navarro | C. Márquez
[1] S. Okhonin,et al. A capacitor-less 1T-DRAM cell , 2002, IEEE Electron Device Letters.
[2] Chenming Hu,et al. A capacitorless double-gate DRAM cell , 2002, IEEE Electron Device Letters.
[3] T. Tanaka,et al. A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory , 2006, IEEE Transactions on Electron Devices.
[4] S. Okhonin,et al. New Generation of Z-RAM , 2007, 2007 IEEE International Electron Devices Meeting.
[5] P. Chang,et al. Floating body cell (FBC) memory for 16-nm technology with low variation on thin silicon and 10-nm BOX , 2008, 2008 IEEE International SOI Conference.
[6] S. Cristoloveanu,et al. Novel Capacitorless 1T-DRAM Cell for 22-nm Node Compatible With Bulk and SOI Substrates , 2011, IEEE Transactions on Electron Devices.
[7] O. Faynot,et al. Experimental Demonstration of Capacitorless A2RAM Cells on Silicon-on-Insulator , 2012, IEEE Electron Device Letters.