Static Write Buffer Cache Modeling to Increase Host-Compiled Simulation Accuracy
暂无分享,去创建一个
[1] Daniel Gajski,et al. Cycle-approximate Retargetable Performance Estimation at the Transaction Level , 2008, 2008 Design, Automation and Test in Europe.
[2] Andreas Gerstlauer,et al. Source-Level Performance, Energy, Reliability, Power and Thermal (PERPT) Simulation , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Zhonglei Wang,et al. An efficient approach for system-level timing simulation of compiler-optimized embedded software , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[4] Andreas Gerstlauer,et al. Automated, retargetable back-annotation for host compiled performance and power modeling , 2013, 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[5] Wolfgang Rosenstiel,et al. Fast and accurate source-level simulation of software timing considering complex code optimizations , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).
[6] Wolfgang Rosenstiel,et al. Hybrid source-level simulation of data caches using abstract cache models , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[7] Kingshuk Karuri,et al. A SW performance estimation framework for early system-level-design using fine-grained instrumentation , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[8] T. Tsumura,et al. Design and implementation of a workload specific simulator , 2006, 39th Annual Simulation Symposium (ANSS'06).
[9] Zhonglei Wang,et al. Software performance simulation strategies for high-level embedded system design , 2010, Perform. Evaluation.
[10] Frédéric Pétrot,et al. Using binary translation in event driven simulation for fast and flexible MPSoC simulation , 2009, CODES+ISSS '09.
[11] Alberto L. Sangiovanni-Vincentelli,et al. Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor , 2008, 2008 Design, Automation and Test in Europe.
[12] Eric Cheung,et al. Memory subsystem simulation in software TLM/T models , 2009, 2009 Asia and South Pacific Design Automation Conference.
[13] Jörg Henkel,et al. Fast and accurate cache modeling in source-level simulation of embedded software , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[14] Eugenio Villar,et al. Fast data-cache modeling for native co-simulation , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[15] Andreas Gerstlauer,et al. Accurate phase-level cross-platform power and performance estimation , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[16] Luca Benini,et al. MPARM: Exploring the Multi-Processor SoC Design Space with SystemC , 2005, J. VLSI Signal Process..
[17] Eugenio Villar,et al. Fast instruction cache modeling for approximate timed HW/SW co-simulation , 2010, GLSVLSI '10.
[18] Ulf Schlichtmann,et al. Control-Flow-Driven Source Level Timing Annotation for Embedded Software Models on Transaction Level , 2011, 2011 14th Euromicro Conference on Digital System Design.
[19] Frédéric Pétrot,et al. Automatic instrumentation of embedded software for high level hardware/software co-simulation , 2009, 2009 Asia and South Pacific Design Automation Conference.
[20] Kun Lu,et al. An approach to improve accuracy of source-level TLMs of embedded software , 2011, 2011 Design, Automation & Test in Europe.
[21] Eric Cheung,et al. Framework for fast and accurate performance simulation of multiprocessor systems , 2007, 2007 IEEE International High Level Design Validation and Test Workshop.
[22] Wolfgang Rosenstiel,et al. High-performance timing simulation of embedded software , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[23] Andreas Gerstlauer,et al. Multi-core cache hierarchy modeling for host-compiled performance simulation , 2013, Proceedings of the 2013 Electronic System Level Synthesis Conference (ESLsyn).